전자부품 데이터시트 검색엔진 |
|
AD5328BRUZ-REEL7 데이터시트(PDF) 8 Page - Analog Devices |
|
AD5328BRUZ-REEL7 데이터시트(HTML) 8 Page - Analog Devices |
8 / 28 page AD5308/AD5318/AD5328 Rev. F | Page 8 of 28 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 SYNC VDD VOUTA VOUTD VOUTC VOUTB LDAC DIN GND VOUTH VOUTE VREFABCD VREFEFGH VOUTF VOUTG SCLK AD5308/ AD5318/ AD5328 TOP VIEW (Not to Scale) Figure 3. Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 LDAC This active low control input transfers the contents of the input registers to their respective DAC registers. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simul- taneous updates of all DAC outputs. Alternatively, this pin can be tied permanently low. 2 SYNC Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges of the following 16 clocks. If SYNC is taken high before the 16th falling edge, the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the device. 3 VDD Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND. 4 VOUTA Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. 5 VOUTB Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. 6 VOUTC Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation. 7 VOUTD Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation. 8 VREFABCD Reference Input Pin for DACs A, B, C, and D. It can be configured as a buffered, unbuffered, or VDD input to the four DACs, depending on the state of the BUF and VDD control bits. It has an input range from 0.25 V to VDD in unbuffered mode and from 1 V to VDD in buffered mode. 9 VREFEFGH Reference Input Pin for DACs E, F, G, and H. It can be configured as a buffered, unbuffered, or VDD input to the four DACs, depending on the state of the BUF and VDD control bits. It has an input range from 0.25 V to VDD in unbuffered mode and from 1 V to VDD in buffered mode. 10 VOUTE Buffered Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation. 11 VOUTF Buffered Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation. 12 VOUTG Buffered Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation. 13 VOUTH Buffered Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation. 14 GND Ground Reference Point for All Circuitry on the Part. 15 DIN Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. The DIN input buffer is powered down after each write cycle. 16 SCLK Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle. |
유사한 부품 번호 - AD5328BRUZ-REEL7 |
|
유사한 설명 - AD5328BRUZ-REEL7 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |