AD7663ACPRL datasheet(4/24 Pages) AD

부품명	AD7663ACPRL

상세설명	16-Bit, 250 kSPS CMOS ADC

Download	24 Pages

Scroll/Zoom	100%

제조업체	AD [Analog Devices]

홈페이지	http://www.analog.com

Logo

4 / 24 page

REV. B

AD7663

–4–

TIMING SPECIFICATIONS (continued)

Parameter

Symbol

Min

Typ

Max

Unit

Refer to Figures 17 and 18 (Master Serial Interface Modes)

1

CS HIGH to SYNC HI-Z

t25

10

ns

CS HIGH to Internal SCLK HI-Z

t26

10

ns

CS HIGH to SDOUT HI-Z

t27

10

ns

BUSY HIGH in Master Serial Read after Convert

t28

See Table II

µs

CNVST LOW to SYNC Asserted Delay

t29

1.25

µs

(Master Serial Read after Convert)

SYNC Deasserted to BUSY LOW Delay

t30

25

ns

Refer to Figures 19 and 21 (Slave Serial Interface Modes)

External SCLK Setup Time

t31

5ns

External SCLK Active Edge to SDOUT Delay

t32

316

ns

SDIN Setup Time

t33

5ns

SDIN Hold Time

t34

5ns

External SCLK Period

t35

25

ns

External SCLK HIGH

t36

10

ns

External SCLK LOW

t37

10

ns

NOTES

1In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C

L of 10 pF; otherwise, the load is 60 pF maximum.

2In Serial Master Read during Convert Mode. See Table II for Master Read after Convert Mode.

Specifications subject to change without notice.

IOH

500 A

1.6mA

IOL

TO OUTPUT

1.4V

CL

60pF*

*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND

SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD

CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing

t

DELAY

t

DELAY

0.8V

2V

Figure 2. Voltage Reference Levels for Timing

Table II. Serial Clock Timings in Master Read after Convert

DIVSCLK[1]

0011

DIVSCLK[0]

0101

Unit

SYNC to SCLK First Edge Delay Minimum

t18

420

2020

ns

Internal SCLK Period Minimum

t19

25

50

100

200

ns

Internal SCLK Period Maximum

t19

40

70

140

280

ns

Internal SCLK HIGH Minimum

t20

15

25

50

100

ns

Internal SCLK LOW Minimum

t21

9.5

24

49

99

ns

SDOUT Valid Setup Time Minimum

t22

4.5

22

ns

SDOUT Valid Hold Time Minimum

t23

2430

90

ns

SCLK Last Edge to SYNC Delay Minimum

t24

360

140

300

ns

BUSY HIGH Width Maximum

t28

2

2.5

3.5

5.75

µs

유사한 부품 번호 - AD7663ACPRL

제조업체	부품명	데이터시트	상세설명
Analog Devices	AD7663ACPRL	426Kb / 24P	16-Bit, 250 kSPS CMOS ADC REV. B
Analog Devices	AD7663ACPRL	477Kb / 25P	16-Bit, 250 kSPS CMOS ADC

More results

유사한 설명 - AD7663ACPRL

제조업체	부품명	데이터시트	상세설명
Analog Devices	AD7663	477Kb / 25P	16-Bit, 250 kSPS CMOS ADC
	AD7663ASTZRL	426Kb / 24P	16-Bit, 250 kSPS CMOS ADC REV. B
	AD7663ASTRL	426Kb / 24P	16-Bit, 250 kSPS CMOS ADC REV. B
	AD7660	218Kb / 20P	16-Bit, 100 kSPS CMOS ADC REV. 0
	AD7665	348Kb / 24P	16-Bit, 570 kSPS CMOS ADC REV. 0
	AD7665ACPZ	355Kb / 23P	16-Bit, 570 kSPS CMOS ADC REV. C
	AD7722ASZ	386Kb / 24P	16-Bit, 195 kSPS CMOS,-ADC REV. B
	AD7665	413Kb / 24P	16-Bit, 570 kSPS CMOS ADC
	AD7664	392Kb / 19P	16-Bit, 570 kSPS CMOS ADC REV. 0
	AD7665	355Kb / 23P	16-Bit, 570 kSPS CMOS ADC REV. C

More results

AD7663ACPRL 데이터시트(PDF) 4 Page - Analog Devices

AD7663ACPRL 데이터시트(HTML) 4 Page - Analog Devices

유사한 부품 번호 - AD7663ACPRL

유사한 설명 - AD7663ACPRL

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

데이터시트 다운로드

링크 URL