전자부품 데이터시트 검색엔진 |
|
CA3306J3 데이터시트(PDF) 1 Page - Intersil Corporation |
|
CA3306J3 데이터시트(HTML) 1 Page - Intersil Corporation |
1 / 16 page 4-8 CA3306, CA3306A, CA3306C 6-Bit, 15 MSPS, Flash A/D Converters August 1997 File Number 3102.1 Features • CMOS Low Power with Video Speed (Typ) . . . . .70mW • Parallel Conversion Technique • Signal Power Supply Voltage . . . . . . . . . . . . 3V to 7.5V • 15MHz Sampling Rate with Single 5V Supply • 6-Bit Latched Three-State Output with Overflow Bit • Pin-for-Pin Retrofit for the CA3300 Applications • TV Video Digitizing • Ultrasound Signature Analysis • Transient Signal Analysis • High Energy Physics Research • High Speed Oscilloscope Storage/Display • General Purpose Hybrid ADCs • Optical Character Recognition • Radar Pulse Analysis • Motion Signature Analysis • Robot Vision Description The CA3306 family are CMOS parallel (FLASH) analog-to-digital converters designed for applications demanding both low power consumption and high speed digitization. Digitizing at 15MHz, for example, requires only about 50mW. The CA3306 family operates over a wide, full scale signal input volt- age range of 1V up to the supply voltage. Power consumption is as low as 15mW, depending upon the clock frequency selected. The CA3306 types may be directly retrofitted into CA3300 sockets, offer- ing improved linearity at a lower reference voltage and high operat- ing speed with a 5V supply. The intrinsic high conversion rate makes the CA3306 types ideally suited for digitizing high speed signals. The overflow bit makes pos- sible the connection of two or more CA3306s in series to increase the resolution of the conversion system. A series connection of two CA3306s may be used to produce a 7-bit high speed converter. Operation of two CA3306s in parallel doubles the conversion speed (i.e., increases the sampling rate from 15MHz to 30MHz). Sixty-four paralleled auto balanced comparators measure the input voltage with respect to a known reference to produce the parallel bit outputs in the CA3306. Sixty-three comparators are required to quantize all input voltage levels in this 6-bit converter, and the addi- tional comparator is required for the overflow bit. Ordering Information Pinouts PART NUMBER LINEARITY (INL, DNL) SAMPLING RATE TEMP. RANGE (oC) PACKAGE PKG. NO. CA3306E ±0.5 LSB 15MHz (67ns) -40 to 85 18 Ld PDIP E18.3 CA3306CE ±0.5 LSB 10MHz (100ns) -40 to 85 18 Ld PDIP E18.3 CA3306M ±0.5 LSB 15MHz (67ns) -40 to 85 20 Ld SOIC M20.3 CA3306CM ±0.5 LSB 10MHz (100ns) -40 to 85 20 Ld SOIC M20.3 CA3306D ±0.5 LSB 15MHz (67ns) -55 to 125 18 Ld SBDIP D18.3 CA3306CD ±0.5 LSB 10MHz (100ns) -55 to 125 18 Ld SBDIP D18.3 CA3306J3 ±0.5 LSB 15MHz (67ns) -55 to 125 20 Ld CLCC J20.B CA3306J3 ±0.5 LSB 10MHz (100ns) -55 to 125 20 Ld CLCC J20.B CA3306 (PDIP, SBDIP) TOP VIEW CA3306 (SOIC) TOP VIEW CA3306 (CLCC) TOP VIEW 10 11 12 13 14 15 16 17 18 9 8 7 6 5 4 3 2 1 (MSB) B6 OVERFLOW VSS VZ CE2 CLK CE2 PHASE VREF+ B5 REF B3 B2 B4 B1 (LSB) VDD VIN VREF- CENTER 11 12 13 14 15 16 17 18 20 19 10 9 8 7 6 5 4 3 2 1 (MSB) B6 OVERFLOW VSS NC VZ CE2 CLK CE1 PHASE VREF+ B5 REF B3 B2 B4 B1 (LSB) VDD NC VIN VREF- CENTER 4 5 6 7 8 910 11 12 13 32 1 20 19 15 14 18 17 16 VSS VZ NC CE2 CE1 REF B3 B1 (LSB) VDD B2 CENTER CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 |
유사한 부품 번호 - CA3306J3 |
|
유사한 설명 - CA3306J3 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |