전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD4096BMS 데이터시트(PDF) 5 Page - Intersil Corporation

부품명 CD4096BMS
상세설명  CMOS Gated J-K Master-Slave Flip-Flops
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTERSIL [Intersil Corporation]
홈페이지  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD4096BMS 데이터시트(HTML) 5 Page - Intersil Corporation

  CD4096BMS Datasheet HTML 1Page - Intersil Corporation CD4096BMS Datasheet HTML 2Page - Intersil Corporation CD4096BMS Datasheet HTML 3Page - Intersil Corporation CD4096BMS Datasheet HTML 4Page - Intersil Corporation CD4096BMS Datasheet HTML 5Page - Intersil Corporation CD4096BMS Datasheet HTML 6Page - Intersil Corporation CD4096BMS Datasheet HTML 7Page - Intersil Corporation CD4096BMS Datasheet HTML 8Page - Intersil Corporation CD4096BMS Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
7-1098
Specifications CD4095BMS, CD4096BMS
N Threshold Voltage
Delta
∆VTN
VDD = 10V, ISS = -10
µA
1, 4
+25oC-
±1V
P Threshold Voltage
VTP
VSS = 0V, IDD = 10
µA
1, 4
+25oC
0.2
2.8
V
P Threshold Voltage
Delta
∆VTP
VSS = 0V, IDD = 10
µA
1, 4
+25oC-
±1V
Functional
F
VDD = 18V, VIN = VDD or GND
1
+25oC
VOH >
VDD/2
VOL <
VDD/2
V
VDD = 3V, VIN = VDD or GND
Propagation Delay Time
TPHL
TPLH
VDD = 5V
1, 2, 3, 4
+25oC
-
1.35 x
+25oC
Limit
ns
NOTES: 1. All voltages referenced to device GND.
2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
3. See Table 2 for +25oC limit.
4. Read and Record
TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25oC
PARAMETER
SYMBOL
DELTA LIMIT
Supply Current - MSI-1
IDD
± 0.2µA
Output Current (Sink)
IOL5
± 20% x Pre-Test Reading
Output Current (Source)
IOH5A
± 20% x Pre-Test Reading
TABLE 6. APPLICABLE SUBGROUPS
CONFORMANCE GROUP
MIL-STD-883
METHOD
GROUP A SUBGROUPS
READ AND RECORD
Initial Test (Pre Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 1 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 2 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
PDA (Note 1)
100% 5004
1, 7, 9, Deltas
Interim Test 3 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
PDA (Note 1)
100% 5004
1, 7, 9, Deltas
Final Test
100% 5004
2, 3, 8A, 8B, 10, 11
Group A
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11
Group B
Subgroup B-5
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas
Subgroups 1, 2, 3, 9, 10, 11
Subgroup B-6
Sample 5005
1, 7, 9
Group D
Sample 5005
1, 2, 3, 8A, 8B, 9
Subgroups 1, 2 3
NOTE: 1. 5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.
TABLE 7. TOTAL DOSE IRRADIATION
CONFORMANCE GROUPS
MIL-STD-883
METHOD
TEST
READ AND RECORD
PRE-IRRAD
POST-IRRAD
PRE-IRRAD
POST-IRRAD
Group E Subgroup 2
5005
1, 7, 9
Table 4
1, 9
Table 4
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
UNITS
MIN
MAX


유사한 부품 번호 - CD4096BMS

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD4093 TI-CD4093 Datasheet
574Kb / 12P
[Old version datasheet]   CMOS QUAD 2-INPUT NAND SCHMITT TRIGGERS
logo
Fairchild Semiconductor
CD4093 FAIRCHILD-CD4093 Datasheet
89Kb / 8P
   Quad 2-Input NAND Schmitt Trigger
logo
Texas Instruments
CD4093B TI-CD4093B Datasheet
574Kb / 12P
[Old version datasheet]   CMOS QUAD 2-INPUT NAND SCHMITT TRIGGERS
CD4093B TI1-CD4093B Datasheet
978Kb / 17P
[Old version datasheet]   CMOS Quad 2-Input NAND Schmitt Triggers
logo
Silicon Supplies
CD4093B SS-CD4093B Datasheet
693Kb / 6P
   CMOS High Voltage Logic
More results

유사한 설명 - CD4096BMS

제조업체부품명데이터시트상세설명
logo
Micro Electronics
MMC4095 MICRO-ELECTRONICS-MMC4095 Datasheet
153Kb / 5P
   GATED J-K MASTER SLAVE FLIP FLOPS
logo
STMicroelectronics
HCC4095B STMICROELECTRONICS-HCC4095B Datasheet
295Kb / 13P
   GATE J-K MASTER-SLAVE FLIP-FLOPS
logo
Texas Instruments
SN54110 TI-SN54110 Datasheet
169Kb / 3P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT
SN5472 TI-SN5472 Datasheet
124Kb / 4P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR
SN5472 TI1-SN5472_14 Datasheet
326Kb / 9P
[Old version datasheet]   AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR
logo
IK Semicon Co., Ltd
IN7472 IKSEMICON-IN7472 Datasheet
244Kb / 5P
   AND-Gated J-K Master-Slave Flip- Flops with Reset and Clear
logo
Integral Corp.
IN7472 INTEGRAL-IN7472 Datasheet
242Kb / 5P
   AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
logo
KODENSHI_AUK CORP.
KK7472 KODENSHI-KK7472 Datasheet
259Kb / 5P
   AND-Gated J-K Master-Slave Flip- Flops with Reset and Clear
logo
Texas Instruments
CD4027B TI1-CD4027B_15 Datasheet
1Mb / 27P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
CD4027B TI-CD4027B_07 Datasheet
676Kb / 14P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com