전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISL5239EVAL1 데이터시트(PDF) 10 Page - Intersil Corporation

부품명 ISL5239EVAL1
상세설명  Pre-Distortion Linearizer
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTERSIL [Intersil Corporation]
홈페이지  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL5239EVAL1 데이터시트(HTML) 10 Page - Intersil Corporation

Back Button ISL5239EVAL1 Datasheet HTML 6Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 7Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 8Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 9Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 10Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 11Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 12Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 13Page - Intersil Corporation ISL5239EVAL1 Datasheet HTML 14Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
10
cross-coupled term on both the I and Q channels. Typical
implementation is as shown in Figure 10.
The Output formatter also provides DC offset correction to
1/4 LSB for 18-bit outputs to reduce analog DC offsets
introduced in external D/A conversion and modulation
circuits which can degrade system performance by causing
carrier feed through in complex baseband systems, or spurs
at DC for IF systems.
The ODC also provides programmable output precision 8 to
18-bits, with unbiased (convergent) rounding, since practical
system designs will require D/A converters with fewer than
18-bits. Internal accuracy is in excess of 18-bits, and utilizes
20-bit data paths in critical areas. Additionally, both two’s
complement and offset binary formats are supported.
Capture Memory (CM)
The Capture Memory allows the capture and viewing of data
from various points in the chip. The primary function is to
capture the digital signals coming into the pre-distorter. The
CM also provides a secondary mode, as it can provide
stimulus directly to the pre-Distorter. The CM is comprised of
both the Input and the Feedback Memories. The processor
interface provides the access to view, input, and alter the
memory data. Synchronized (triggered) capture of both input
and feedback signals is a typical requirement of adaptive
digital pre-distortion systems.
Input Memory
The input capture memory observes the signals going into
the amplifier. The 2K deep memory grabs complex samples
of data at one of three possible locations, either at the input
to the pre-distorter, the output of the pre-distorter, or from its
magnitude calculation. In addition to capturing input data,
this memory may also be configured as a data source. The
input capture memory may be pre-loaded with user defined
data and ‘played’ into the pre-distorter to stimulate the
system with signals that will elicit a desired response.
Feedback Memory
The feedback memory allows the user to capture data from
an external system and to view the memory through the
processor interface. The feedback memory is used to
observe the signals coming out of the amplifier. The 1K deep
memory grabs 20-bit data, either in parallel or serial format.
The feedback capture memory has its own clock input,
FBCLK, which must be synchronously derived from CLK and
meet the timing requirements.
Capture operations may be triggered by an external signal
(TRIGIN), by magnitude threshold crossings detection
programmed in the magnitude threshold maximum and
minimum values, or by system software writing to the
processor trigger bit in control word 0x04, bit 6. Separate
programmable delays of up to 32k samples are provided for
both input memory and feedback capture, allowing system
delays to be calibrated out for optimum alignment prior to
analysis. A TRIGOUT output is provided to indicates when a
capture operation has begun.
The processor interface to the capture memories is designed
to minimize the time required for loading/unloading. Although
access to the memories takes place through indirect address
and data registers, auto incrementing of the address is
supported so the address only needs to be written once to
access the entire memory. The capture memory is as shown
in Figure 13.
Memory Modes and Programming Instructions
Unless noted, the following discussion applies to both the
input memory and feedback memory operations. Prior to
invoking the memory to capture or send data, the control
word 0x06, bits 14:0 input trigger delay counter, 0x08 bits
14:0 feedback trigger delay count, 0x05, bits 10:0 input
length, 0x04, bits 2:1 input memory datain source or 0x04,
bit 8 feedback input format, and 0x04, bits 5:4 trigger select
registers must be loaded.
FIGURE 11. IMBALANCE CORRECTION
FIGURE 12. CAPTURE MEMORY BLOCK DIAGRAM
MEMORY SELECT
FB DELAY COUNT
uP INTERFACE
INPUT
ADDR
DATA
CAPTURE
MEMORY 2K
FEEDBACK
CAPTURE
MEMORY 1K
FORMAT
FB<19:0>
FBCLK
uP
FB
STATE
TRIG
DATA
ADDR
INPUT
uP
INPUT
SEL
STATE
IFC I,Q
PD I,Q
PD MAG
TRIGIN
MAG COMP
uP
TRIG SEL
INPUT DELAY
COUNT
CM TEST I,Q
ISL5239


유사한 부품 번호 - ISL5239EVAL1

제조업체부품명데이터시트상세설명
logo
Intersil Corporation
ISL5216 INTERSIL-ISL5216 Datasheet
1Mb / 65P
   Four-Channel Programmable Digital DownConverter
ISL5216 INTERSIL-ISL5216 Datasheet
1Mb / 65P
   Four-Channel Programmable Digital DownConverter
ISL5216 INTERSIL-ISL5216 Datasheet
969Kb / 65P
   Four-Channel Programmable Digital Downconverter
logo
Renesas Technology Corp
ISL5216 RENESAS-ISL5216 Datasheet
2Mb / 65P
   Four-Channel Programmable Digital Downconverter
logo
Intersil Corporation
ISL5216 INTERSIL-ISL5216 Datasheet
971Kb / 65P
   Four-Channel Programmable Digital Downconverter
July 13, 2007
More results

유사한 설명 - ISL5239EVAL1

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
WH9A ETC1-WH9A Datasheet
105Kb / 2P
   Linearizer
logo
Linear Technology
DC1642 LINER-DC1642_15 Datasheet
108Kb / 1P
   PRE DISTORTION RECEIVER CLVOS OUTPUT
LTM9003 LINER-LTM9003 Datasheet
382Kb / 24P
   12-Bit Digital Pre-Distortion Receiver Subsystem
logo
Texas Instruments
GC5322IZND TI1-GC5322IZND Datasheet
395Kb / 4P
[Old version datasheet]   Wideband Digital Pre-Distortion Transmit IC Solution
logo
Linear Technology
LTM9003 LINER-LTM9003_15 Datasheet
442Kb / 24P
   12-Bit Digital Pre-Distortion Module Receiver Subsystem
logo
Tyco Electronics
LG1 MACOM-LG1 Datasheet
65Kb / 1P
   TO-8 THIN-FILM LINEARIZER
logo
M/A-COM Technology Solu...
LG1-SMLG1 MA-COM-LG1-SMLG1_15 Datasheet
153Kb / 3P
   TO-8 Thin-Film Linearizer
LG1_SMLG1 MA-COM-LG1_SMLG1 Datasheet
153Kb / 3P
   TO-8 Thin-Film Linearizer
LG1 MA-COM-LG1 Datasheet
153Kb / 3P
   TO-8 Thin-Film Linearizer
logo
Maxim Integrated Produc...
SC2200 MAXIM-SC2200 Datasheet
409Kb / 11P
   Dual RF Power Amplifier Linearizer (RFPAL)
Rev 1; 6/16
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com