전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADV7192 데이터시트(PDF) 10 Page - Analog Devices

부품명 ADV7192
상세설명  Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
Download  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADV7192 데이터시트(HTML) 10 Page - Analog Devices

Back Button ADV7192_15 Datasheet HTML 6Page - Analog Devices ADV7192_15 Datasheet HTML 7Page - Analog Devices ADV7192_15 Datasheet HTML 8Page - Analog Devices ADV7192_15 Datasheet HTML 9Page - Analog Devices ADV7192_15 Datasheet HTML 10Page - Analog Devices ADV7192_15 Datasheet HTML 11Page - Analog Devices ADV7192_15 Datasheet HTML 12Page - Analog Devices ADV7192_15 Datasheet HTML 13Page - Analog Devices ADV7192_15 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 69 page
background image
ADV7192
–10–
REV. A
PIN FUNCTION DESCRIPTIONS
Pin
Input/
No.
Mnemonic
Output
Function
1, 2
NC
No Connect.
3–10
P0–P7
I
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port. The LSB of the input data is set up on Pin P0
(Pin Number 3).
11–18
Y0/P8–Y7/P15
I
16-Bit 4:2:2 Multiplexed YCrCb Pixel Port (Bits 8–15). 1
× 10-Bit Progressive Scan Input for
Ydata (Bits 0–7).
19, 20
Y8–Y9
1
× 10-Bit Progressive Scan Input Is Ydata (Bits 8 and 9).
21, 34, 68, 79
VDD
P
Digital Power Supply (3.3 V to 5 V).
22, 33, 43, 69,
DGND
G
Digital Ground.
80
23
HSYNC
I/O
HSYNC (Modes 1, 2, and 3) Control Signal. This pin may be configured to be an output
(Master Mode) or an input (Slave Mode) and accept Sync Signals.
24
VSYNC
I/O
VSYNC Control Signal. This pin may be configured as an output (Master Mode) or as an
input (Slave Mode) and accept
VSYNC as a Control Signal.
25
BLANK
I/O
Video Blanking Control Signal. This signal is optional. For further information see
Vertical Blanking and Data Insertion Blanking Input section.
26–31, 75–78
Cb4–Cb9, Cb0–Cb3
I
1
× 10-Bit Progressive Scan Input Port for Cb Data.
32
TTXREQ
O
Teletext Data Request Output Signal, used to control teletext data transfer.
35, 49, 52
AGND
G
Analog Ground.
36
CLKIN
I
TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation.
Alternatively, a 24.5454 MHz (NTSC) or 29.5 MHz (PAL) can be used for square pixel
operation.
37
CLKOUT
O
Clock Output Pin.
38, 48, 53
VAA
P
Analog Power Supply (3.3 V to 5 V).
39
SCL
I
MPU Port Serial Interface Clock Input.
40
SDA
I/O
MPU Port Serial Data Input/Output.
41
SCRESET/
I
Multifunctional Input: Real Time Control (RTC) input, Timing Reset input, Subcarrier
RTC/TR
Reset input.
42
ALSB
I
TTL Address Input. This signal sets up the LSB of the MPU address.
44
RSET2
I
A 1200
Ω resistor connected from this pin to AGND is used to control full-scale amplitudes
of the Video Signals from the DAC D, E, F.
45
COMP 2
O
Compensation Pin for DACs D, E, and F. Connect a 0.1
µF Capacitor from COMP2
to VAA.
46
DAC F
O
S-Video C/Pr/V/RED Analog Output. This DAC is capable of providing 4.33 mA output.
47
DAC E
O
S-Video Y/Pb/U/BLUE Analog Output. This DAC is capable of providing 4.33 mA output.
50
DAC D
O
Composite/Y (Progressive Scan)/Y/Green Analog Output. This DAC is capable of providing
4.33 mA output.
51
DAC C
O
S-Video C/Pr/V/RED Analog Output. This DAC is capable of providing 4.33 mA output.
54
DAC B
O
S-Video Y/Pb/U/BLUE Analog Output. This DAC is capable of providing 4.33 mA output.
55
DAC A
O
Composite/Y(Progressive Scan)/Y/Green Analog Output. This DAC is capable of providing
4.33 mA output.
56
COMP 1
O
Compensation Pin for DACs A, B, and C. Connect a 0.1
µF Capacitor from COMP1 to V
AA.
57
VREF
I/O
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V). An external
VREF cannot be used in 4
× Oversampling Mode.
58
RSET1
I
A 1200
Ω resistor connected from this pin to AGND is used to control full-scale amplitudes
of the Video Signals from the DAC A, B, C.
59
PAL_NTSC
I
Input signal to select PAL or NTSC mode of operation, pin set to Logic 1 selects PAL.
60
RESET
I
The input resets the on-chip timing generator and sets the ADV7192 into default mode.
See Appendix 8 for Default Register settings.
61
CSO_HSO
O
Dual function
CSO or HSO Output Sync Signal at TTL Level.
62
VSO/TTX/CLAMP
I/O
Multifunctional Pin.
VSO Output Sync Signal at TTL level. Teletext Data Input pin.
CLAMP TTL output signals can be used to drive external circuitry to enable clamping
of all video signals.
63–67, 70–74
Cr0–Cr4, Cr5–Cr9
I
1
× 10-Bit Progressive Scan Input Port for Cr Data.


유사한 부품 번호 - ADV7192_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
ADV7192KST AD-ADV7192KST Datasheet
664Kb / 69P
   Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
REV. 0
More results

유사한 설명 - ADV7192_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
ADV7192 AD-ADV7192 Datasheet
664Kb / 69P
   Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
REV. 0
ADV7191KSTZ AD-ADV7191KSTZ Datasheet
626Kb / 72P
   Video Encoders with Six 10-Bit DACs and 54 MHz Oversampling
REV. B
ADV7190 AD-ADV7190_15 Datasheet
626Kb / 72P
   Video Encoders with Six 10-Bit DACs and 54 MHz Oversampling
REV. B
ADV7191 AD-ADV7191_15 Datasheet
626Kb / 72P
   Video Encoders with Six 10-Bit DACs and 54 MHz Oversampling
REV. B
ADV7302A AD-ADV7302A_15 Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs
REV. A
ADV7302A AD-ADV7302A Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs
REV. A
ADV7303A AD-ADV7303A_15 Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs
REV. A
ADV7194 AD-ADV7194_15 Datasheet
605Kb / 69P
   Video Encoder with 54 MHz Oversampling
REV. A
ADV7300A AD-ADV7300A Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV??12-Bit DACs
REV. A
ADV7304A AD-ADV7304A Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com