전자부품 데이터시트 검색엔진 |
|
SI516 데이터시트(PDF) 10 Page - Silicon Laboratories |
|
SI516 데이터시트(HTML) 10 Page - Silicon Laboratories |
10 / 22 page Si516 10 Rev. 1.0 Table 8. Output Clock Jitter and Phase Noise (CMOS, Dual CMOS) VDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85 oC; Output Format = CMOS, Dual CMOS Parameter Symbol Test Condition Min Typ Max Unit Phase Jitter (RMS) φJ 1.875 MHz to 20 MHz integration bandwidth2 (brickwall) —0.25 0.35 ps 12 kHz to 20 MHz integration band- width2 (brickwall) —0.8 1.1 ps Phase Noise, 156.25 MHz φN100 Hz — –71 — dBc/Hz 1kHz — –93 — dBc/Hz 10 kHz — –113 — dBc/Hz 100 kHz — –123 — dBc/Hz 1 MHz — –136 — dBc/Hz Spurious SPR LVPECL output, 156.25 MHz, offset > 10 kHz —–75 — dBc Notes: 1. Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz. 2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz. Table 9. Environmental Compliance and Package Information Parameter Conditions/Test Method Mechanical Shock MIL-STD-883, Method 2002 Mechanical Vibration MIL-STD-883, Method 2007 Solderability MIL-STD-883, Method 2003 Gross and Fine Leak MIL-STD-883, Method 1014 Resistance to Solder Heat MIL-STD-883, Method 2036 Moisture Sensitivity Level MSL 1 Contact Pads Gold over Nickel |
유사한 부품 번호 - SI516 |
|
유사한 설명 - SI516 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |