전자부품 데이터시트 검색엔진 |
|
TPL5111 데이터시트(PDF) 11 Page - Texas Instruments |
|
|
TPL5111 데이터시트(HTML) 11 Page - Texas Instruments |
11 / 25 page DRVn DONE EN/ ONE_SHOT DELAY/ M_DRV ttM_DRVt ttDBt ttM_DRVt NOT VALID M_DRV VALID M_DRV ttIPt TPL5111 www.ti.com SNAS659A – JUNE 2015 – REVISED JULY 2015 Programming (continued) Figure 12. Manual Power ON in One Shot Mode 7.5.2.1 DELAY/M_DRV A resistance in the range between 500 Ω and 170kΩ must to be connected to the DELAY/M_DRV pin in order to select a valid time interval. At POR and during the reading of REXT, the DELAY/M_DRV pin is internally connected to an analog signal chain through a multiplexer. After the reading of REXT, the analog circuit is switched off and the DELAY/M_DRV pin is internally connected to a digital circuit. In this state, a logic HIGH applied to the DELAY/M_DRV pin is interpreted by the TPL5111 as a manual power ON. The manual power ON detection is provided with a de-bounce feature (on both edges) which makes the TPL5111 insensitive to the glitches on the DELAY/M_DRV. The DELAY/M_DRV pin must stay HIGH for at least 20ms to be valid. Once a valid signal at DELAY/M_DRV is understood as a manual power on, the DRVn signal will be asserted within the next 10ms. Its duration will be according to the programmed time interval (minus 50 ms), or less if the DONE is received. A manual power ON signal resets all the counters. The counters will restart as soon as a valid manual power ON signal is recognized and the signal at DELAY/M_DRV pin is asserted LOW. Due to the asynchronous nature of the manual power ON signal and its arbitrary duration, the HIGH status of the DRVn signal may have an uncertainty of about ±5ms. An extended assertion of a logic HIGH at the DELAY/M_DRV pin will turn on DRVn for a time longer than the programmed time interval. DONE signals received while the DELAY/M_DRV is HIGH are ignored. If the DRVn is already HIGH the manual power ON is ignored. 7.5.2.2 Circuitry The manual Power ON may be implemented using a switch (momentary mechanical action). Using a single pole single throw (SPST) switch offers a low cost solution. The DELAY/M_DRV pin may be directly connected to VDD with REXT in the circuit. The current drawn from the supply voltage during the manual power ON is given by VDD/REXT. Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Links: TPL5111 |
유사한 부품 번호 - TPL5111 |
|
유사한 설명 - TPL5111 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |