|
| HYS64D64020GBDL |
|
||
|
INFINEON |
|
6 page
Data Sheet 6 V1.0, 2003-08 200-Pin Small Outline Dual-In-Line Memory Modules SO-DIMM HYS64D64020GBDL–5–B HYS64D64020GBDL–6–B HYS64D64020GBDL–7–B HYS64D64020GBDL–8–B 1 Overview 1.1 Features • Non-parity 200-Pin Small Outline Dual-In-Line Memory Modules •Two ranks 64M × 64 organization • JEDEC standard Double Data Rate Synchronous DRAMs (DDR SDRAM) •Single +2.5 V ( ± 0.2 V) power supply • Built with 256 Mbit DDR SDRAMs organised as × 8 in P–FBGA–60–1 packages • Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave) • Auto Refresh (CBR) and Self Refresh • All inputs and outputs SSTL_2 compatible • Serial Presence Detect with E 2PROM • Jedec standard form factor: 67.60 mm × 31.75 mm × 3.80 mm • Gold plated contacts 1.2 Description The HYS64D64020GBDL–[5/6/7/8]–B are industry standard 200-Pin Small Outline Dual-In-Line Memory Modules (SO-DIMMs) organized 64M × 64. The memory array is designed with Double Data Rate Synchronous DRAMs (DDR SDRAM). A variety of decoupling capacitors are mounted on the PC board. The DIMMs feature serial presence detect based on a serial E 2PROM device using the 2-pin I2C protocol. The first 128 bytes are programmed with configuration data and the second 128 bytes are available to the customer. Table 1 Performance Part Number Speed Code –5 –6 –7 –8Unit Speed Grade Component DDR400B DDR333B DDR266A DDR200 — Module PC3200–3033 PC2700–2533 PC2100–2033 PC1600–2022 — max. Clock Frequency @CL3 f CK3 200 166 — — MHz @CL2.5 f CK2.5 166 166 143 125 MHz @CL2 f CK2 133 133 133 100 MHz |
|
링크 URL |
Alldatasheet 제휴사 |
|
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인 정보 보호 정책 | 즐겨찾기 | 링크교환 | 제조사별 검색 All Rights Reserved© Alldatasheet.com 2003 - 2012 |
| Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com | Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl |