전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

54F402FM 데이터시트(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 54F402FM
상세설명  Serial Data Polynomial Generator/Checker
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

54F402FM 데이터시트(HTML) 2 Page - National Semiconductor (TI)

  54F402FM Datasheet HTML 1Page - National Semiconductor (TI) 54F402FM Datasheet HTML 2Page - National Semiconductor (TI) 54F402FM Datasheet HTML 3Page - National Semiconductor (TI) 54F402FM Datasheet HTML 4Page - National Semiconductor (TI) 54F402FM Datasheet HTML 5Page - National Semiconductor (TI) 54F402FM Datasheet HTML 6Page - National Semiconductor (TI) 54F402FM Datasheet HTML 7Page - National Semiconductor (TI) 54F402FM Datasheet HTML 8Page - National Semiconductor (TI) 54F402FM Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
Unit LoadingFan Out
54F74F
Pin Names
Description
UL
Input IIH IIL
HIGHLOW
Output IOH IOL
S0–S3
Polynomial Select Inputs
10067
20 mA b04 mA
CWG
Check Word Generate Input
10067
20 mA b04 mA
DCW
Serial DataCheck Word
285(100)133(67)
b
57 mA(b2 mA)8 mA (4 mA)
D
Data Input
10067
20 mA b04 mA
ER
Error Output
267(133)
16 mA (8 mA)
RO
Register Output
285(100)133(67)
b
57 mA(b2 mA)8 mA (4 mA)
CP
Clock Pulse
10067
20 mA b04 mA
SEI
Serial Expansion Input
10067
20 mA b04 mA
RFB
Register Feedback
10067
20 mA b04 mA
MR
Master Reset
10067
20 mA b04 mA
P
Preset
10067
20 mA b04 mA
Open Collector
Functional Description
The ’F402 Serial Data Polynomial GeneratorChecker is an
expandable 16-bit programmable device which operates on
serial data streams and provides a means of detecting
transmission errors Cyclic encoding and decoding schemes
for error detection are based on polynomial manipulation in
modulo arithmetic For encoding the data stream (message
polynomial) is divided by a selected polynomial This divi-
sion results in a remainder (or residue) which is appended to
the message as check bits For error checking the bit
stream containing both data and check bits is divided by the
same selected polynomial If there are no detectable errors
this division results in a zero remainder Although it is possi-
ble to choose many generating polynomials of a given de-
gree standards exist that specify a small number of useful
polynomials The ’F402 implements the polynomials listed in
Table I by applying the appropriate logic levels to the select
pins S0 S1 S2 and S3
The ’F402 consists of a 16-bit register a Read Only Memory
(ROM) and associated control circuitry as shown in the
Block Diagram The polynomial control code presented at
inputs S0 S1 S2 and S3 is decoded by the ROM selecting
the desired polynomial or part of a polynomial by establish-
ing shift mode operation on the register with Exclusive OR
(XOR) gates at appropriate inputs To generate the check
bits the data stream is entered via the Data Inputs (D) us-
ing the LOW-to-HIGH transition of the Clock Input (CP) This
data is gated with the most significant Register Output (RO)
via the Register Feedback Input (RFB) and controls the
XOR gates The Check Word Generate (CWG) must be held
HIGH while the data is being entered After the last data bit
is entered the CWG is brought LOW and the check bits are
shifted out of the register(s) and appended to the data bits
(no external gating is needed)
To check an incoming message for errors both the data
and check bits are entered through the D Input with the
CWG Input held HIGH The Error Output becomes valid af-
ter the last check bit has been entered into the ’F402 by a
LOW-to-HIGH transition of CP with the exception of the
Ethernet polynomial (see Applications paragraph) If no de-
tectable errors have occurred during the data transmission
the resultant internal register bits are all LOW and the Error
Output (ER) is HIGH If a detectable error has occurred ER
is LOW ER remains valid until the next LOW-to-HIGH tran-
sition of CP or until the device has been preset or reset
A HIGH on the Master Reset Input (MR) asynchronously
clears the entire register A LOW on the Preset Input (P)
asynchronously sets the entire register with the exception
of
1 The Ethernet residue selection in which the registers
containing the non-zero residue are cleared
2 The 56th order polynomial in which the 8 least significant
register bits of the least significant device are cleared
and
3 Register Se0 in which all bits are cleared
2


유사한 부품 번호 - 54F402FM

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
54F407 NSC-54F407 Datasheet
165Kb / 10P
   DATA ACCESS REGISTER
54F407DM NSC-54F407DM Datasheet
165Kb / 10P
   DATA ACCESS REGISTER
54F407DMQB NSC-54F407DMQB Datasheet
165Kb / 10P
   DATA ACCESS REGISTER
54F407FM NSC-54F407FM Datasheet
165Kb / 10P
   DATA ACCESS REGISTER
54F407FMQB NSC-54F407FMQB Datasheet
165Kb / 10P
   DATA ACCESS REGISTER
More results

유사한 설명 - 54F402FM

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
74F402 FAIRCHILD-74F402 Datasheet
63Kb / 9P
   Serial Data Polynomial Generator/Checker
logo
Motorola, Inc
MC8503 MOTOROLA-MC8503 Datasheet
767Kb / 10P
   UNIVERSAL POLYNOMIAL GENERATOR (UPG)
logo
Fairchild Semiconductor
74F401 FAIRCHILD-74F401 Datasheet
60Kb / 7P
   CRC Generator/Checker
logo
Micrel Semiconductor
SY100S360 MICREL-SY100S360_07 Datasheet
82Kb / 4P
   DUAL PARITY CHECKER/ GENERATOR
SY100S360 MICREL-SY100S360 Datasheet
99Kb / 5P
   DUAL PARITY CHECKER/ GENERATOR
SY100S360 MICREL-SY100S360_06 Datasheet
89Kb / 6P
   DUAL PARITY CHECKER/GENERATOR
SY10E160 MICREL-SY10E160 Datasheet
60Kb / 4P
   12-BIT PARITY GENERATOR/CHECKER
logo
ON Semiconductor
MC10H160 ONSEMI-MC10H160 Datasheet
111Kb / 4P
   12-Bit Parity Generator-Checker
May, 2000 ??Rev. 7
logo
Toshiba Semiconductor
TC74AC280P TOSHIBA-TC74AC280P Datasheet
265Kb / 7P
   9 - BIT PARITY GENERATOR CHECKER
logo
Motorola, Inc
MC10160 MOTOROLA-MC10160 Datasheet
84Kb / 4P
   12-Bit parity Generator-Checker
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com