전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD74AC74M 데이터시트(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
부품명 CD74AC74M
상세설명  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CD74AC74M 데이터시트(HTML) 4 Page - Texas Instruments

  CD74AC74M Datasheet HTML 1Page - Texas Instruments CD74AC74M Datasheet HTML 2Page - Texas Instruments CD74AC74M Datasheet HTML 3Page - Texas Instruments CD74AC74M Datasheet HTML 4Page - Texas Instruments CD74AC74M Datasheet HTML 5Page - Texas Instruments CD74AC74M Datasheet HTML 6Page - Texas Instruments CD74AC74M Datasheet HTML 7Page - Texas Instruments CD74AC74M Datasheet HTML 8Page - Texas Instruments CD74AC74M Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
CD54AC74, CD74AC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS231D – SEPTEMBER 1998 – REVISED DECEMBER 2002
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 1.5 V (unless
otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
9
10
MHz
t
Pulse duration
PRE or CLR low
50
44
ns
tw
Pulse duration
CLK
56
49
ns
t
Setup time
Data
44
39
ns
tsu
Setup time
PRE or CLR inactive
ns
th
Hold time
Data after CLK
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
34
30
ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted) (see Figure 1)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
79
90
MHz
t
Pulse duration
PRE or CLR low
5.6
4.9
ns
tw
Pulse duration
CLK
6.3
5.5
ns
t
Setup time
Data
4.9
4.3
ns
tsu
Setup time
PRE or CLR inactive
ns
th
Hold time
Data after CLK
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
4.7
4.1
ns
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
110
125
MHz
t
Pulse duration
PRE or CLR low
4
3.5
ns
tw
Pulse duration
CLK
4.5
3.9
ns
t
Setup time
Data
3.5
3.1
ns
tsu
Setup time
PRE or CLR inactive
ns
th
Hold time
Data after CLK
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
2.7
2.4
ns


유사한 부품 번호 - CD74AC74M

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD74AC74M TI-CD74AC74M Datasheet
36Kb / 8P
[Old version datasheet]   Dual D-Type Flip-Flop with Set and Reset Positive-Edge-Triggered
CD74AC74M TI-CD74AC74M Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC74M TI1-CD74AC74M Datasheet
681Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC74M96 TI-CD74AC74M96 Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC74M96 TI1-CD74AC74M96 Datasheet
681Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
More results

유사한 설명 - CD74AC74M

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN54LV74A TI-SN54LV74A Datasheet
444Kb / 16P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Potato Semiconductor Co...
PO74G74A POTATO-PO74G74A_14 Datasheet
1Mb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
Texas Instruments
SN54LV74 TI1-SN54LV74_10 Datasheet
148Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54AC74 TI1-SN54AC74_15 Datasheet
1Mb / 22P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54HC74 TI1-SN54HC74_15 Datasheet
164Kb / 15P
[Old version datasheet]   Dual D-Type Positive-Edge-Triggered Flip-Flops
SN54LV74 TI-SN54LV74 Datasheet
137Kb / 7P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV74A-EP TI1-SN74LV74A-EP Datasheet
506Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74A TI1-SN54LV74A_15 Datasheet
1Mb / 31P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops
CD54ACT74 TI1-CD54ACT74_14 Datasheet
887Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
logo
National Semiconductor ...
DM54L74 NSC-DM54L74 Datasheet
88Kb / 4P
   Dual Positive-Edge-Triggered D Flip-Flops
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com