전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD74AC112M 데이터시트(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
부품명 CD74AC112M
상세설명  DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CD74AC112M 데이터시트(HTML) 4 Page - Texas Instruments

  CD74AC112M Datasheet HTML 1Page - Texas Instruments CD74AC112M Datasheet HTML 2Page - Texas Instruments CD74AC112M Datasheet HTML 3Page - Texas Instruments CD74AC112M Datasheet HTML 4Page - Texas Instruments CD74AC112M Datasheet HTML 5Page - Texas Instruments CD74AC112M Datasheet HTML 6Page - Texas Instruments CD74AC112M Datasheet HTML 7Page - Texas Instruments CD74AC112M Datasheet HTML 8Page - Texas Instruments CD74AC112M Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS325 – JANUARY 2003
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 1.5 V (unless
otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
8
9
MHz
t
Pulse duration
CLK high or low
63
55
ns
tw
Pulse duration
CLR or PRE low
56
49
ns
tsu
Setup time, before CLK
J or K
50
44
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
31
27
ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
71
81
MHz
t
Pulse duration
CLK high or low
7
6
ns
tw
Pulse duration
CLR or PRE low
6.3
5.5
ns
tsu
Setup time, before CLK
J or K
5.6
4.9
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
3.5
3..1
ns
timing requirements over recommended operating free-air temperature0 range, VCC = 5 V ± 0.5 V
(unless otherwise noted)
–55
°C to
125
°C
–40
°C to
85
°C
UNIT
MIN
MAX
MIN
MAX
fclock
Clock frequency
100
114
MHz
t
Pulse duration
CLK high or low
5
4.4
ns
tw
Pulse duration
CLR or PRE low
4.5
3.9
ns
tsu
Setup time, before CLK
J or K
4
3.5
ns
th
Hold time, after CLK
J or K
0
0
ns
trec
Recovery time, before CLK
CLR
↑ or PRE↑
2.5
2.2
ns


유사한 부품 번호 - CD74AC112M

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD74AC112M TI-CD74AC112M Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC112M TI-CD74AC112M Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC112M96 TI-CD74AC112M96 Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC112M96 TI-CD74AC112M96 Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74AC112M96E4 TI-CD74AC112M96E4 Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

유사한 설명 - CD74AC112M

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN54LS112A TI1-SN54LS112A_15 Datasheet
1Mb / 20P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
SN54H103 TI-SN54H103 Datasheet
157Kb / 3P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR
SN54LS113A TI-SN54LS113A Datasheet
259Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
logo
NXP Semiconductors
74F113 PHILIPS-74F113 Datasheet
81Kb / 10P
   Dual J-K negative edge-triggered flip-flops without reset
1991 Feb 14
logo
Hitachi Semiconductor
HD74LS107A HITACHI-HD74LS107A Datasheet
70Kb / 6P
   Dual J-K Negative-edge-triggered Flip-Flops(with Clear)
logo
Renesas Technology Corp
HD74LS107A RENESAS-HD74LS107A Datasheet
95Kb / 7P
   Dual J-K Negative-edge-triggered Flip-Flops (with Clear)
logo
Hitachi Semiconductor
HD74LS113 HITACHI-HD74LS113 Datasheet
67Kb / 6P
   Dual J-K Negative-edge-triggered Flip-Flops(with Preset)
logo
Texas Instruments
SN54ALS113A TI1-SN54ALS113A Datasheet
74Kb / 4P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com