전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD74ACT297 데이터시트(PDF) 5 Page - Texas Instruments

부품명 CD74ACT297
상세설명  DIGITAL PHASE-LOCKED LOOP
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CD74ACT297 데이터시트(HTML) 5 Page - Texas Instruments

  CD74ACT297_14 Datasheet HTML 1Page - Texas Instruments CD74ACT297_14 Datasheet HTML 2Page - Texas Instruments CD74ACT297_14 Datasheet HTML 3Page - Texas Instruments CD74ACT297_14 Datasheet HTML 4Page - Texas Instruments CD74ACT297_14 Datasheet HTML 5Page - Texas Instruments CD74ACT297_14 Datasheet HTML 6Page - Texas Instruments CD74ACT297_14 Datasheet HTML 7Page - Texas Instruments CD74ACT297_14 Datasheet HTML 8Page - Texas Instruments CD74ACT297_14 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 18 page
background image
CD74ACT297
DIGITAL PHASE-LOCKED LOOP
SCHS297D – AUGUST 1998 – REVISED JUNE 2002
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description
The phase detector generates an error-signal waveform that, at zero phase error, is a 50% duty-cycle square wave.
At the limits of linear operation, the phase-detector output is either high or low all of the time, depending on the
direction of the phase error (
φin – φout). Within these limits, the phase-detector output varies linearly with the input
phase error according to the gain kd, which is expressed in terms of phase-detector output per cycle of phase error.
The phase-detector output can be varied between
±1 according to the relation:
Phase-detector output
+
%high – %low
100
The output of the phase detector is kd φe, where the phase error φe = φin – φout.
XORPD and ECPD are commonly used digital types. The ECPD is more complex than the XORPD, but can be
described generally as a circuit that changes states on one of the transitions of its inputs. For an XORPD, kd = 4,
because its output remains high (PD output = 1) for a phase error of one-fourth cycle. Similarly, for the ECPD,
kd = 2, because its output remains high for a phase error of one-half cycle. The type of phase detector determines
the zero-phase-error point, i.e., the phase separation of the phase-detector inputs for
φe is defined to be zero. For
the basic DPLL system of Figure 2,
φe = 0 when the phase-detector output is a square wave. The XORPD inputs are
one-fourth cycle out of phase for zero phase error. For the ECPD,
φe = 0 when the inputs are one-half cycle out of
phase.
D/U
φB
φA1
Divide-by-N
Counter
Divide-by-K
Counter
fin,
φin
Mfc
I/D Circuit
I/D OUT
I/D CLK
Carry
Borrow
K CLK
XORPD OUT
fout,
φout
2Nfc
Figure 2. DPLL Using Exclusive-OR Phase Detection
The phase-detector output controls the up/down input to the K counter. The counter is clocked by input frequency
Mfc, which is a multiple M of the loop center frequency fc. When the K counter recycles up, it generates a carry pulse.
Recycling while counting down generates a borrow pulse. If the carry and borrow outputs are conceptually combined
into one output that is positive for a carry and negative for a borrow, and if the K counter is considered as a frequency
divider with the ratio Mfc/K, the output of the K counter equals the input frequency multiplied by the division ratio. Thus,
the output from the K counter is kdφeMfc/K.
The carry and borrow pulses go to the increment/decrement (I/D) circuit, which, in the absence of any carry or borrow
pulse, has an output that is one-half of the input clock (I/D CLK). The input clock is just a multiple (2N) of the loop
center frequency. In response to a carry or borrow pulse, the I/D circuit either adds or deletes a pulse at I/D OUT. Thus,
the output of the I/D circuit is Nfc + (kdφeMfc)/2K.
The output of the N counter (or the output of the phase-locked loop) is:
fo + fc ) (kdfeMfc) 2KN
When this result is compared to the equation for a first-order analog phase-locked loop, the digital equivalent of the
gain of the VCO is Mfc/2KN, or fc/K for M = 2N.
(1)
(2)


유사한 부품 번호 - CD74ACT297_14

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD74ACT297M TI-CD74ACT297M Datasheet
196Kb / 12P
[Old version datasheet]   DIGITAL PHASE-LOCKED LOOP
More results

유사한 설명 - CD74ACT297_14

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD74ACT297 TI-CD74ACT297 Datasheet
196Kb / 12P
[Old version datasheet]   DIGITAL PHASE-LOCKED LOOP
SN54LS297 TI-SN54LS297_07 Datasheet
513Kb / 15P
[Old version datasheet]   DIGITAL PHASE-LOCKED-LOOP FILTERS
logo
NXP Semiconductors
74HC297 PHILIPS-74HC297 Datasheet
101Kb / 12P
   Digital phase-locked-loop filter
September 1993
logo
Texas Instruments
SN54LS297 TI-SN54LS297 Datasheet
307Kb / 7P
[Old version datasheet]   DIGITAL PHASE-LOCKED-LOOP FILTERS
logo
NXP Semiconductors
HEF4046B PHILIPS-HEF4046B Datasheet
416Kb / 15P
   Phase-locked loop
January 1995
logo
Z-Communications, Inc
PSA4230C-LF ZCOMM-PSA4230C-LF_11 Datasheet
93Kb / 2P
   PHASE LOCKED LOOP
PSN1100A ZCOMM-PSN1100A_10 Datasheet
74Kb / 2P
   PHASE LOCKED LOOP
PSA3005A ZCOMM-PSA3005A Datasheet
75Kb / 2P
   PHASE LOCKED LOOP
PSA2220C-LF ZCOMM-PSA2220C-LF_10 Datasheet
84Kb / 2P
   PHASE LOCKED LOOP
PSN2710A ZCOMM-PSN2710A_10 Datasheet
78Kb / 2P
   PHASE LOCKED LOOP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com