CDCEL913IPWRQ1 datasheet(8/27 Pages) TI1

부품명	CDCEL913IPWRQ1

상세설명	Programmable 1-PLL VCXO Clock Synthesizer

Download	27 Pages

Scroll/Zoom	100%

제조업체	TI1 [Texas Instruments]

홈페이지	http://www.ti.com

Logo

8 / 27 page

LVCMOS

CDCE913

CDCEL913

TypicalDriver

Impedance

~32 W

LineImpedance

Zo=50 W

Series

Termination

~18 W

10 pF

LVCMOS

CDCE913

CDCEL913

1kW

CDCE913-Q1

CDCEL913-Q1

SCAS918A – JUNE 2013

www.ti.com

DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP(1)

MAX

UNIT

VDDOUT = 1.7 V, IOH = –0.1 mA

1.6

VOH

LVCMOS high-level output voltage

VDDOUT = 1.7 V, IOH = –4 mA

1.4

V

VDDOUT = 1.7 V, IOH = –8 mA

1.1

VDDOUT = 1.7 V, IOL = 0.1 mA

0.1

VOL

LVCMOS low-level output voltage

VDDOUT = 1.7 V, IOL = 4 mA

0.3

V

VDDOUT = 1.7 V, IOL = 8 mA

0.6

tPLH, tPHL

Propagation delay

PLL bypass

2.6

ns

tr, tf

Rise and fall time

VDDOUT = 1.8 V (20%–80%)

0.7

ns

tjit(cc)

Cycle-to-cycle jitter (6) (7)

1 PLL switching, Y2-to-Y3

80

110

ps

tjit(per)

Peak-to-peak period jitter(7)

1 PLL switching, Y2-to-Y3

100

130

ps

tsk(o)

Output skew(8) , See Table 2

fOUT = 50 MHz; Y1-to-Y3

50

ps

odc

Output duty cycle(9)

fVCO = 100 MHz; Pdiv = 1

45%

55%

SDA/SCL PARAMETER

VIK

SCL and SDA input clamp voltage

VDD = 1.7 V; II = –18 mA

–1.2

V

IIH

SCL and SDA input current

VI = VDD; VDD = 1.9 V

±10

μA

VIH

SDA/SCL input high voltage(10)

0.7 VDD

V

VIL

SDA/SCL input low voltage(10)

0.3 VDD

V

VOL

SDA low-level output voltage

IOL = 3 mA, VDD = 1.7 V

0.2 VDD

V

CI

SCL/SDA input capacitance

VI = 0 V or VDD

3

10

pF

(6)

10,000 cycles.

(7)

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, fVCO = 108 MHz, fOUT = 27 MHz (measured at Y2).

(8)

The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.

(9)

odc depends on output rise and fall time (tr, tf); data sampled on rising edge (tr)

(10) SDA and SCL pins are 3.3-V tolerant.

PARAMETER MEASUREMENT INFORMATION

Figure 1. Test Load

Figure 2. Test Load for 50-

Ω Board Environment

8

Submit Documentation Feedback

Product Folder Links: CDCE913-Q1 CDCEL913-Q1

유사한 부품 번호 - CDCEL913IPWRQ1

제조업체	부품명	데이터시트	상세설명
Texas Instruments	CDCEL913IPWRQ1	662Kb / 26P	[Old version datasheet] Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs

More results

유사한 설명 - CDCEL913IPWRQ1

제조업체	부품명	데이터시트	상세설명
Texas Instruments	CDCE913	1Mb / 35P	[Old version datasheet] Programmable 1-PLL VCXO Clock Synthesizer
Texas Instruments	CDCE937-Q1	902Kb / 30P	[Old version datasheet] PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER
Integrated Circuit Syst...	ICS271	170Kb / 8P	Triple PLL Field Programmable VCXO Clock Synthesizer
	ICS275	164Kb / 8P	Triple PLL Field Programmable VCXO Clock Synthesizer
	ICS276	166Kb / 8P	Triple PLL Field Programmable VCXO Clock Synthesizer
	ICS270	162Kb / 8P	Triple PLL Field Programmable VCXO Clock Synthesizer
Texas Instruments	CDCEL824	1Mb / 33P	[Old version datasheet] Programmable 2-PLL Clock Synthesizer
ON Semiconductor	NB3N65027	176Kb / 7P	3.3V Programmable 3-PLL Clock Synthesizer June, 2011 ??Rev. 2
Texas Instruments	CDCE913	515Kb / 23P	[Old version datasheet] Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
Texas Instruments	CDCE913	376Kb / 21P	[Old version datasheet] Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs

More results

CDCEL913IPWRQ1 데이터시트(PDF) 8 Page - Texas Instruments

CDCEL913IPWRQ1 데이터시트(HTML) 8 Page - Texas Instruments

유사한 부품 번호 - CDCEL913IPWRQ1

유사한 설명 - CDCEL913IPWRQ1

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

데이터시트 다운로드

링크 URL