전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDCLVD1204RGTT 데이터시트(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
부품명 CDCLVD1204RGTT
상세설명  2:4 Low Additive Jitter LVDS Buffer
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CDCLVD1204RGTT 데이터시트(HTML) 1 Page - Texas Instruments

  CDCLVD1204RGTT Datasheet HTML 1Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 2Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 3Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 4Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 5Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 6Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 7Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 8Page - Texas Instruments CDCLVD1204RGTT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
ASIC
PHY1
PHY2
FPGA
Oscillator
(156.25
MHz)
156.25 MHz
CDCLVD 1204
LVDSBuffer
IN_SEL
CDCLVD1204
www.ti.com
SCAS898A – MAY 2010 – REVISED JUNE 2010
2:4 Low Additive Jitter LVDS Buffer
Check for Samples: CDCLVD1204
1
FEATURES
DESCRIPTION
2:4 Differential Buffer
The CDCLVD1204 clock buffer distributes one of two
selectable clock inputs, (IN0, IN1), to 4 pairs of
Low Additive Jitter: <300 fs RMS in 10-kHz to
differential LVDS clock outputs (OUT0, OUT3) with
20-MHz
minimum
skew
for
clock
distribution.
The
Low Output Skew of 20 ps (Max)
CDCLVD1204 can accept two clock sources into an
Universal Inputs Accept LVDS, LVPECL, and
input multiplexer. The inputs can either be LVDS,
LVCMOS
LVPECL, or LVCMOS.
Selectable Clock Inputs through Control Pin
The CDCLVD1204 is specifically designed for driving
4 LVDS Outputs, ANSI EAI/TIA-644A Standard
50
Ω transmission lines. In case of driving the inputs
in single ended mode, the appropriate bias voltage
Compatible
(VAC_REF) should be applied to the unused negative
Clock Frequency up to 800 MHz
input pin.
2.375 V–2.625 V Device Power Supply
The IN_SEL pin selects the input which is routed to
LVDS Reference Voltage, VAC_REF, Available for
the outputs. If this pin is left open it disables the
Capacitive Coupled Inputs
outputs (static). The part supports a fail safe function.
Industrial Temperature Range: –40°C to 85°C
The device incorporates an input hysteresis which
prevents random oscillation of the outputs in the
Packaged in 3 mm × 3 mm 16-Pin QFN (RGT)
absence of an input signal.
ESD Protection Exceeds 3 kV HBM, 1 kV CDM
The device operates in 2.5V supply environment and
is characterized from –40°C to 85°C (ambient
APPLICATIONS
temperature). The CDCLVD1204 is packaged in
Telecommunications/Networking
small 16-pin, 3-mm × 3-mm QFN package.
Medical Imaging
Test and Measurement Equipment
Wireless Communications
General Purpose Clocking
Figure 1. Application Example
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2010, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


유사한 부품 번호 - CDCLVD1204RGTT

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDCLVD1204RGTT TI-CDCLVD1204RGTT Datasheet
756Kb / 20P
[Old version datasheet]   2:4 Low Additive Jitter LVDS Buffer
More results

유사한 설명 - CDCLVD1204RGTT

제조업체부품명데이터시트상세설명
logo
Texas Instruments
1633966 TI-1633966 Datasheet
756Kb / 20P
[Old version datasheet]   2:4 Low Additive Jitter LVDS Buffer
CDCLVD1212 TI1-CDCLVD1212 Datasheet
707Kb / 20P
[Old version datasheet]   2:12 Low Additive Jitter LVDS Buffer
CDCLVD1216 TI1-CDCLVD1216 Datasheet
752Kb / 20P
[Old version datasheet]   2:16 Low Additive Jitter LVDS Buffer
CDCLVD1208 TI1-CDCLVD1208 Datasheet
786Kb / 21P
[Old version datasheet]   2:8 Low Additive Jitter LVDS Buffer
CDCLVD2102 TI1-CDCLVD2102 Datasheet
753Kb / 20P
[Old version datasheet]   Dual 1:2 Low Additive Jitter LVDS Buffer
LMK1D1212 TI-LMK1D1212 Datasheet
3Mb / 36P
[Old version datasheet]   LMK1D121x Low Additive Jitter LVDS Buffer
SNAS823 ??OCTOBER 2021
LMK1D2102 TI-LMK1D2102 Datasheet
2Mb / 33P
[Old version datasheet]   LMK1D210x Low Additive Jitter LVDS Buffer
SNAS822 ??SEPTEMBER 2021
LMK1D1204 TI-LMK1D1204 Datasheet
1Mb / 35P
[Old version datasheet]   LMK1D120x Low Additive Jitter LVDS Buffer
REVISED AUGUST 2021
LMK1D2106 TI-LMK1D2106 Datasheet
3Mb / 37P
[Old version datasheet]   LMK1D210x Low Additive Jitter LVDS Buffer
SNAS829 ??OCTOBER 2021
CDCLVD2104 TI1-CDCLVD2104 Datasheet
782Kb / 21P
[Old version datasheet]   Dual 1:4 Low Additive Jitter LVDS Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com