전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDCV857AGQLR 데이터시트(PDF) 1 Page - Texas Instruments

부품명 CDCV857AGQLR
상세설명  2.5-V PHASE LOCK LOOP CLOCK DRIVER
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CDCV857AGQLR 데이터시트(HTML) 1 Page - Texas Instruments

  CDCV857AGQLR Datasheet HTML 1Page - Texas Instruments CDCV857AGQLR Datasheet HTML 2Page - Texas Instruments CDCV857AGQLR Datasheet HTML 3Page - Texas Instruments CDCV857AGQLR Datasheet HTML 4Page - Texas Instruments CDCV857AGQLR Datasheet HTML 5Page - Texas Instruments CDCV857AGQLR Datasheet HTML 6Page - Texas Instruments CDCV857AGQLR Datasheet HTML 7Page - Texas Instruments CDCV857AGQLR Datasheet HTML 8Page - Texas Instruments CDCV857AGQLR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
CDCV857A
2.5-V PHASE LOCK LOOP CLOCK DRIVER
SCAS667A – APRIL 2001 – REVISED AUGUST 2002
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Phase-Lock Loop Clock Driver for Double
Data-Rate Synchronous DRAM
Applications
D Spread Spectrum Clock Compatible
D Operating Frequency: 60 to 180 MHz
D Low Jitter (cyc–cyc): ±50 ps
D Distributes One Differential Clock Input to
Ten Differential Outputs
D Three-State Outputs When the Input
Differential Clocks Are <20 MHz
D Operates From Dual 2.5-V Supplies
D Available in a 48-Pin TSSOP Package or
56-Ball MicroStar Junior
 BGA Package
D Consumes < 200-µA Quiescent Current
D External Feedback PIN (FBIN, FBIN) Are
Used to Synchronize the Outputs to the
Input Clocks
description
The CDCV857A is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock
input pair (CLK, CLK) to ten differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair of feedback
clock output (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback
clocks (FBIN, FBIN), and the analog power input (AVDD). When PWRDWN is high, the outputs switch in phase
and frequency with CLK. When PWRDWN is low, all outputs are disabled to high impedance state (3-state),
and the PLL is shut down (low power mode). The device also enters this low power mode when the input
frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input
frequency detection circuit will detect the low frequency condition and after applying a >20 MHz input signal this
detection circuit turns on the PLL again and enables the outputs.
When AVDD is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857A is also able
to track spread spectrum clocking for reduced EMI.
Since the CDCV857A is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL.
This stabilization time is required following power up. The CDCV857A is characterized for operation from 0
°C
to 85
°C.
Copyright
 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
MicroStar Junior is a trademark of Texas Instruments Incorporated.


유사한 부품 번호 - CDCV857AGQLR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDCV857A TI-CDCV857A Datasheet
190Kb / 14P
[Old version datasheet]   2.5-V PHASE LOCK LOOP CLOCK DRIVER
More results

유사한 설명 - CDCV857AGQLR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CDCVF857 TI-CDCVF857 Datasheet
475Kb / 19P
[Old version datasheet]   2.5-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Renesas Technology Corp
HD74CDCV857 RENESAS-HD74CDCV857 Datasheet
226Kb / 13P
   2.5-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCV857B TI1-CDCV857B_17 Datasheet
769Kb / 16P
[Old version datasheet]   2.5-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDCV857 HITACHI-HD74CDCV857 Datasheet
61Kb / 15P
   2.5-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCV857A TI-CDCV857A Datasheet
190Kb / 14P
[Old version datasheet]   2.5-V PHASE LOCK LOOP CLOCK DRIVER
logo
Renesas Technology Corp
HD74CDCV857A RENESAS-HD74CDCV857A Datasheet
244Kb / 13P
   2.5-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCV855 TI-CDCV855 Datasheet
137Kb / 10P
[Old version datasheet]   2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCV857B TI-CDCV857B Datasheet
277Kb / 14P
[Old version datasheet]   2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCV855 TI1-CDCV855_16 Datasheet
765Kb / 15P
[Old version datasheet]   2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCV857 TI1-CDCV857_08 Datasheet
352Kb / 14P
[Old version datasheet]   2.5-V PHASE LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com