전자부품 데이터시트 검색엔진 |
|
SN74AUP1G32DSFR 데이터시트(PDF) 10 Page - Texas Instruments |
|
|
SN74AUP1G32DSFR 데이터시트(HTML) 10 Page - Texas Instruments |
10 / 35 page A B Y Y A B or Y A B = · = + SN74AUP1G32 SCES580I – JUNE 2004 – REVISED JUNE 2014 www.ti.com 9 Detailed Description 9.1 Overview This single 2-input positive-OR gate that operates from 0.8 V to 3.6 V and performs the Boolean function in positive logic. The AUP family of devices has quiescent power consumption less than 1 µA and comes in the ultra small DPW package. The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm. 9.2 Functional Block Diagram 9.3 Feature Description • Wide operating VCC range of 0.8 V to 3.6 V • 3.6-V I/O tolerant to support down translation • Input hysteresis allows slow input transition and better switching noise immunity at the input • Ioff feature allows voltages on the inputs and outputs when VCC is 0 V • Low noise due to slower edge rates 9.4 Device Functional Modes Table 1. Function Table INPUTS OUTPUT Y A B L L L L H H H L H H H H 10 Submit Documentation Feedback Copyright © 2004–2014, Texas Instruments Incorporated Product Folder Links: SN74AUP1G32 |
유사한 부품 번호 - SN74AUP1G32DSFR |
|
유사한 설명 - SN74AUP1G32DSFR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |