전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD6634BBC 데이터시트(PDF) 8 Page - Analog Devices

부품명 AD6634BBC
상세설명  80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD6634BBC 데이터시트(HTML) 8 Page - Analog Devices

Back Button AD6634BBC Datasheet HTML 4Page - Analog Devices AD6634BBC Datasheet HTML 5Page - Analog Devices AD6634BBC Datasheet HTML 6Page - Analog Devices AD6634BBC Datasheet HTML 7Page - Analog Devices AD6634BBC Datasheet HTML 8Page - Analog Devices AD6634BBC Datasheet HTML 9Page - Analog Devices AD6634BBC Datasheet HTML 10Page - Analog Devices AD6634BBC Datasheet HTML 11Page - Analog Devices AD6634BBC Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 52 page
background image
REV. 0
–8–
AD6634
GENERAL TIMING CHARACTERISTICS1, 2
Test
AD6634BBC
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
CLK TIMING REQUIREMENTS
tCLK
CLK Period
Full
I
12.5
ns
tCLKL
CLK Width Low
Full
IV
5.6
0.5
× tCLK
ns
tCLKH
CLK Width High
Full
IV
5.6
0.5
× t
CLK
ns
RESET TIMING REQUIREMENTS
tRESL
RESET Width Low
Full
I
30.0
ns
INPUT WIDEBAND DATA TIMING REQUIREMENTS
tSI
Input to
↑CLK Setup Time
Full
IV
2.0
ns
tHI
Input to
↑CLK Hold Time
Full
IV
1.0
ns
LEVEL INDICATOR OUTPUT SWITCHING CHARACTERISTICS
tDLI
↑CLK to LI (A–A, B; B–A, B) Output Delay Time
Full
IV
3.3
10.0
ns
SYNC TIMING REQUIREMENTS
tSS
SYNC (A, B, C, D) to
↑CLK Setup Time
Full
IV
2.0
ns
tHS
SYNC (A, B, C, D) to
↑CLK Hold Time
Full
IV
1.0
ns
SERIAL PORT CONTROL TIMING REQUIREMENTS
SWITCHING CHARACTERISTICS
2
tSCLK
SCLK Period
Full
IV
16
ns
tSCLKL
SCLK Low Time
Full
IV
3.0
ns
tSCLKH
SCLK High Time
Full
IV
3.0
ns
INPUT CHARACTERISTICS
tSSI
SDI to
↓SCLK Setup Time
Full
IV
1.0
ns
tHSI
SDI to
↓SCLK Hold Time
Full
IV
1.0
ns
PARALLEL PORT TIMING REQUIREMENTS (MASTER MODE)
SWITCHING CHARACTERISTICS
3
tDPOCLKL
↓CLK to ↑PCLK Delay (Divide by 1)
Full
IV
6.5
10.5
ns
tDPOCLKLL
↓CLK to ↑PCLK Delay (Divide by 2, 4, or 8)
Full
IV
8.3
14.6
ns
tDPREQ
↑CLK to ↑PxREQ Delay
1.0
ns
tDPP
↑CLK to Px[15:0] Delay
0.0
ns
INPUT CHARACTERISTICS
tSPA
PxACK to
↓PCLK Setup Time
+7.0
ns
tHPA
PxACK to
↓PCLK Hold Time
–3.0
ns
PARALLEL PORT TIMING REQUIREMENTS (SLAVE MODE)
SWITCHING CHARACTERISTICS
3
tPOCLK
PCLK Period
Full
I
12.5
ns
tPOCLKL
PCLK Low Period (when PCLK Divisor = 1)
Full
IV
2.0
0.5
× tPOCLK
ns
tPOCLKH
PCLK High Period (when PCLK Divisor = 1)
Full
IV
2.0
0.5
× t
POCLK
ns
tDPREQ
↑CLK to ↑PxREQ Delay
10.0
ns
tDPP
↑CLK to Px[15:0] Delay
11.0
ns
INPUT CHARACTERISTICS
tSPA
PxACK to
↓PCLK Setup Time
1.0
ns
tHPA
PxACK to
↓PCLK Hold Time
1.0
ns
LINK PORT TIMING REQUIREMENTS
SWITCHING CHARACTERISTICS
3
tRDLCLK
↑PCLK to ↑LxCLKOUT Delay
Full
IV
2.5
ns
tFDLCLK
↓PCLK to ↓LxCLKOUT Delay
Full
IV
0
ns
tRLCLKDAT
↑LCLKOUT to Lx[7:0] Delay
Full
IV
0
2.9
ns
tFLCLKDAT
↓LCLKOUT to Lx[7:0] Delay
Full
IV
0
2.2
ns
NOTES
1All Timing Specifications valid over VDD range of 2.25 V to 2.75 V and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs unless otherwise specified
3The timing parameters for Px[15:0], PxREQ, PxACK, LxCLKOUT, Lx[7:0] apply for port A and B (x stands for A or B).
Specifications subject to change without notice.


유사한 부품 번호 - AD6634BBC

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD6634 AD-AD6634_15 Datasheet
931Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor
REV. 0
More results

유사한 설명 - AD6634BBC

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD6635 AD-AD6635 Datasheet
799Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
REV. 0
AD6634 AD-AD6634_15 Datasheet
931Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor
REV. 0
AD6624 AD-AD6624 Datasheet
509Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
REV. B
AD6635 AD-AD6635_15 Datasheet
805Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor
REV. 0
AD6624A AD-AD6624A Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620 AD-AD6620 Datasheet
354Kb / 43P
   65 MSPS Digital Receive Signal Processor
REV. 0
AD6620 AD-AD6620_15 Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com