전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TSB41BA3APFPG4 데이터시트(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
부품명 TSB41BA3APFPG4
상세설명  IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TSB41BA3APFPG4 데이터시트(HTML) 2 Page - Texas Instruments

  TSB41BA3APFPG4 Datasheet HTML 1Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 2Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 3Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 4Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 5Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 6Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 7Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 8Page - Texas Instruments TSB41BA3APFPG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
www.ti.com
DESCRIPTION
TSB41BA3A
SLLA224A – JUNE 2006 – REVISED OCTOBER 2006
The TSB41BA3A provides the digital and analog transceiver functions needed to implement a three-port node in
a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The
transceivers include circuitry to monitor the line conditions as needed for determining connection status, for
initialization and arbitration, and for packet reception and transmission. The TSB41BA3A interfaces with a
link-layer controller (LLC), such as the TSB82AA2, TSB12LV21, TSB12LV26, TSB12LV32, TSB42AA4,
TSB42AB4, TSB12LV01B, or TSB12LV01C. It can also be connected via cable port to an integrated 1394 Link +
PHY layer such as the TSB43AB2.
The TSB41BA3A is powered by a single 3.3-V supply. The core voltage supply is supplied by an internal voltage
regulator to the PLLVDD-CORE and DVDD-CORE terminals. To protect the phase-locked loop (PLL) from noise,
the PLLVDD-CORE terminals must be separately decoupled from the DVDD-CORE terminals. The
PLLVDD-CORE terminals are decoupled with 1-
µF and smaller decoupling capacitors and the DVDD-CORE
terminals are separately decoupled with 1-
µF and smaller decoupling capacitors. The separation between
DVDD-CORE and PLLVDD-CORE must be implemented by separate power supply rails or planes.
The TSB41BA3A can be powered by dual supplies, a 3.3-V supply for I/O and a core voltage supply. The core
voltage supply is supplied to the PLLVDD-CORE and DVDD-CORE terminals to the requirements in the
recommended operating conditions section of this data sheet. The PLLVDD-CORE terminals must be separated
from the DVDD-CORE terminals, the PLLVDD-CORE terminals are decoupled with 1-
µF and smaller decoupling
capacitors and the DVDD-CORE terminals separately decoupled with 1-
µF and smaller decoupling capacitors.
The separation between DVDD-CORE and PLLVDD-CORE can be implemented by separate power supply rails,
or by a single power supply rail, where the DVDD-CORE and PLLVDD-CORE are separated by a filter network
to keep noise from the PLLVDD-CORE supply.
The TSB41BA3A requires an external 49.152-MHz crystal to generate a reference clock. The external clock
drives an internal PLL, which generates the required reference signal. This reference signal provides the clock
signals that control transmission of the outbound encoded information. A 49.152-MHz clock signal is supplied by
the PHY to the associated LLC for synchronization of the two devices and is used for resynchronization of the
received data when operating the PHY-link interface in compliance with the IEEE 1394a-2000 standard. A
98.304-MHz clock signal is supplied by the PHY to the associated LLC for synchronization of the two devices
when operating the PHY-link interface in compliance with the IEEE 1394b-2002 standard. The power-down (PD)
function, when enabled by asserting the PD terminal high, stops operation of the PLL.
Data bits to be transmitted through the cable ports are received from the LLC on 2, 4, or 8 parallel paths
(depending on the requested transmission speed and PHY-link interface mode of operation). They are latched
internally, combined serially, encoded, and transmitted at 98.304, 122.78, 196.608, 245.76, 393.216, or 491.52
Mbps (referred to as S100, S100B, S200, S200B, S400, or S400B speed, respectively) as the outbound
information stream.
The PHY-link interface can follow either the IEEE 1394a-2000 protocol or the IEEE 1394b-2002 protocol. When
using a 1394a-2000 LLC such as the TSB12LV26, the BMODE terminal must be deasserted. The PHY-link
interface then operates in accordance with the legacy 1394a-2000 standard. When using a 1394b LLC such as
the TSB82AA2, the BMODE terminal must be asserted. The PHY-link interface then conforms to the
1394b-2002 standard.
The cable interface can follow either the IEEE 1394a-2000 protocol or the 1394b protocol on all ports. The mode
of operation is determined by the interface capabilities of the ports being connected. When any of the three ports
is connected to a 1394a-2000-compliant device, the cable interface on that port operates in the 1394a-2000
data-strobe mode at a compatible S100, S200, or S400 speed. When a bilingual port is connected to a
1394b-compliant node, the cable interface on that port operates per the 1394b-2002 standard at S100B, S200B,
or S400B speed. The TSB41BA3A automatically determines the correct cable interface connection method for
the bilingual ports.
2
Submit Documentation Feedback


유사한 부품 번호 - TSB41BA3APFPG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TSB41BA3APFP TI-TSB41BA3APFP Datasheet
895Kb / 66P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
More results

유사한 설명 - TSB41BA3APFPG4

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TSB81BA3IPFPEP TI1-TSB81BA3IPFPEP Datasheet
711Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3B TI-TSB41BA3B Datasheet
1Mb / 67P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB81BA3 TI-TSB81BA3 Datasheet
810Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3D TI-TSB41BA3D Datasheet
875Kb / 59P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3D TI1-TSB41BA3D_14 Datasheet
754Kb / 60P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3A-EP TI1-TSB41BA3A-EP_14 Datasheet
768Kb / 69P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3B-EP TI1-TSB41BA3B-EP Datasheet
1,023Kb / 67P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER  
TSB81BA3D TI1-TSB81BA3D_12 Datasheet
682Kb / 61P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB81BA3E TI-TSB81BA3E Datasheet
887Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB81BA3-EP TI-TSB81BA3-EP Datasheet
764Kb / 56P
[Old version datasheet]   IEEE 1394B THREE-PORT CABLE TRANSCEIVER/ARBITER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com