전자부품 데이터시트 검색엔진 |
|
MC100EP809MNG 데이터시트(PDF) 1 Page - ON Semiconductor |
|
MC100EP809MNG 데이터시트(HTML) 1 Page - ON Semiconductor |
1 / 10 page © Semiconductor Components Industries, LLC, 2015 April, 2015 − Rev. 10 1 Publication Order Number: MC100EP809/D MC100EP809 3.3V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable Description The MC100EP809 is a low skew 2:1:9 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are one differential HSTL and one differential LVPECL. Both input pairs can accept LVDS levels. They are selected by the CLK_SEL pin which is LVTTL. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable (OE), which is LVTTL, is synchronous ensuring the outputs will only be enabled/disabled when they are already in LOW state (Figure 9). The MC100EP809 guarantees low output−to−output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. The MC100EP809 output structure uses open emitter architecture and will be terminated with 50 W to ground instead of a standard HSTL configuration (Figure 7). To ensure the tight skew specification is realized, both sides of the differential output need to be terminated identically into 50 W even if only one output is being used. If an output pair is unused, both outputs may be left open (unterminated) without affecting skew. Designers can take advantage of the EP809’s performance to distribute low skew clocks across the backplane of the board. Both clock inputs may be single−end driven by biasing the non−driven pin in an input pair (Figure 8). Features • 100 ps Typical Device−to−Device Skew • 15 ps Typical within Device Skew • HSTL Compatible Outputs Drive 50 W to GND with no Offset Voltage • Maximum Frequency > 750 MHz • 850 ps Typical Propagation Delay • Fully Compatible with Micrel SY89809L • PECL and HSTL Mode Operating Range: VCCI = 3 V to 3.6 V with GND = 0 V, VCCO = 1.6 V to 2.0 V • Open Input Default State • These Devices are Pb−Free and are RoHS Compliant 32 1 MC100 AWLYYWWG EP809 32−LEAD LQFP FA SUFFIX CASE 873A MARKING DIAGRAMS* A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week G or G = Pb−Free Package (Note: Microdot may be in either location) *For additional marking information, refer to Application Note AND8002/D. See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet. ORDERING INFORMATION www.onsemi.com 32 1 MC100 EP809 AWLYYWW G G 1 QFN32 MN SUFFIX CASE 488AM |
유사한 부품 번호 - MC100EP809MNG |
|
유사한 설명 - MC100EP809MNG |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |