전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SST39SF040-70-4C-PHE 데이터시트(PDF) 7 Page - Microchip Technology

부품명 SST39SF040-70-4C-PHE
상세설명  1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST39SF040-70-4C-PHE 데이터시트(HTML) 7 Page - Microchip Technology

Back Button SST39SF040-70-4C-PHE Datasheet HTML 3Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 4Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 5Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 6Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 7Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 8Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 9Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 10Page - Microchip Technology SST39SF040-70-4C-PHE Datasheet HTML 11Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 29 page
background image
©2002-2016
DS20005022C
04/16
7
1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39SF010A / SST39SF020A / SST39SF040
Data Sheet
Device Operation
Commands are used to initiate the memory operation functions of the device. Commands are written
to the device using standard microprocessor write sequences. A command is written by asserting WE#
low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever
occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.
Read
The Read operation of the SST39SF010A/020A/040 is controlled by CE# and OE#, both have to be
low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high,
the chip is deselected and only standby power is consumed. OE# is the output control and is used to
gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is
high. Refer to the Read cycle timing diagram (Figure 5) for further details.
Byte-Program Operation
The SST39SF010A/020A/040 are programmed on a byte-by-byte basis. Before programming, the sec-
tor where the byte exists must be fully erased. The Program operation is accomplished in three steps.
The first step is the three-byte load sequence for Software Data Protection. The second step is to load
byte address and byte data. During the Byte-Program operation, the addresses are latched on the fall-
ing edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either
CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated
after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once
initiated, will be completed, within 20 µs. See Figures 6 and 7 for WE# and CE# controlled Program
operation timing diagrams and Figure 16 for flowcharts. During the Program operation, the only valid
reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to per-
form additional tasks. Any commands written during the internal Program operation will be ignored.
Sector-Erase Operation
The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The
sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated
by executing a six-byte command load sequence for Software Data Protection with Sector-Erase com-
mand (30H) and sector address (SA) in the last bus cycle. The sector address is latched on the falling
edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE#
pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be deter-
mined using either Data# Polling or Toggle Bit methods. See Figure 10 for timing waveforms. Any com-
mands written during the Sector-Erase operation will be ignored.
Chip-Erase Operation
The SST39SF010A/020A/040 provide Chip-Erase operation, which allows the user to erase the entire
memory array to the “1s” state. This is useful when the entire device must be quickly erased.
The Chip-Erase operation is initiated by executing a six- byte Software Data Protection command
sequence with Chip-Erase command (10H) with address 5555H in the last byte sequence. The internal
Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the
internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the com-
mand sequence, Figure 11 for timing diagram, and Figure 19 for the flowchart. Any commands written
during the Chip-Erase operation will be ignored.


유사한 부품 번호 - SST39SF040-70-4C-PHE

제조업체부품명데이터시트상세설명
logo
Silicon Storage Technol...
SST39SF040-70-4C-PHE SST-SST39SF040-70-4C-PHE Datasheet
379Kb / 24P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
logo
Microchip Technology
SST39SF040-70-4C-PHE MICROCHIP-SST39SF040-70-4C-PHE Datasheet
273Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
2013 04/13
SST39SF040-70-4C-PHE MICROCHIP-SST39SF040-70-4C-PHE Datasheet
3Mb / 29P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
2002-2016
More results

유사한 설명 - SST39SF040-70-4C-PHE

제조업체부품명데이터시트상세설명
logo
Silicon Storage Technol...
SST39SF010A SST-SST39SF010A Datasheet
271Kb / 22P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39SF010A SST-SST39SF010A_04 Datasheet
379Kb / 24P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
logo
Microchip Technology
SST39LF010 MICROCHIP-SST39LF010 Datasheet
267Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
Revision B / June 2013
SST39SF040A MICROCHIP-SST39SF040A Datasheet
3Mb / 29P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
2002-2016
SST39SF010A MICROCHIP-SST39SF010A Datasheet
273Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
2013 04/13
logo
Silicon Storage Technol...
SST39LF512 SST-SST39LF512_10 Datasheet
640Kb / 24P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39LF512 SST-SST39LF512_06 Datasheet
454Kb / 25P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39LF512 SST-SST39LF512 Datasheet
284Kb / 24P
   512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39LF080 SST-SST39LF080 Datasheet
311Kb / 26P
   8 Mbit / 16 Mbit (x8) Multi-Purpose Flash
logo
Microchip Technology
SST39VF800A-70-4I-B3KE-T MICROCHIP-SST39VF800A-70-4I-B3KE-T Datasheet
4Mb / 37P
   2 Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash
03/11
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com