전자부품 데이터시트 검색엔진 |
|
CS8406-CSZ 데이터시트(PDF) 6 Page - Cirrus Logic |
|
CS8406-CSZ 데이터시트(HTML) 6 Page - Cirrus Logic |
6 / 39 page 6 DS580F6 CS8406 SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS (Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF) Notes: 5. The active edge of ISCLK is programmable in Software Mode. 6. The polarity of ILRCK is programmable in Software Mode. 7. Prevents the previous ISCLK edge from being interpreted as the first one after ILRCK has changed. 8. This setup time ensures that this ISCLK edge is interpreted as the first one after ILRCK has changed. Parameter Symbol Min Typ Max Units SDIN Setup Time Before ISCLK Active Edge (Note 5) tds 10 - - ns SDIN Hold Time After ISCLK Active Edge (Note 5) tdh 8- - ns Master Mode OMCK to ISCLK active edge delay (Note 5) tsmd 0- 17 ns OMCK to ILRCK delay (Note 6) tlmd 0- 16 ns ISCLK and ILRCK Duty Cycle - 50 - % Slave Mode ISCLK Period tsckw 36 - - ns ISCLK Input Low Width tsckl 14.4 - - ns ISCLK Input High Width tsckh 14.4 - - ns ISCLK Active Edge to ILRCK Edge (Note 7) tlrckd 10 - - ns ILRCK Edge Setup Before ISCLK Active Edge (Note 8) tlrcks 10 - - ns ISCLK ILRCK (output) (output) OMCK (input) t smd t lmd sckh sckl sckw t t t (input) (input) SDIN dh t ds t lrcks t lrckd t ISCLK ILRCK Figure 1. Audio Port Master Mode Timing Figure 2. Audio Port Slave Mode and Data Input Timing |
유사한 부품 번호 - CS8406-CSZ |
|
유사한 설명 - CS8406-CSZ |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |