전자부품 데이터시트 검색엔진 |
|
AD7172-2BRUZ-RL7 데이터시트(PDF) 8 Page - Analog Devices |
|
AD7172-2BRUZ-RL7 데이터시트(HTML) 8 Page - Analog Devices |
8 / 61 page Data Sheet AD7172-2 Rev. A | Page 7 of 60 Parameter Test Conditions/Comments Min Typ Max Unit POWER DISSIPATION4 Full Operating Mode Unbuffered, external clock and reference; AVDD1 = 3.3 V, AVDD2 = 2 V, IOVDD = 2 V 3.16 mW Unbuffered, external clock and reference; all supplies = 5 V 7.8 mW Unbuffered, external clock and reference; all supplies = 5.5 V 10.3 mW Fully buffered, internal clock and reference (note that REFOUT has no load); AVDD1 = 3.3 V, AVDD2 = 2 V, IOVDD = 2 V 9.27 mW Fully buffered, internal clock and reference (note that REFOUT has no load); all supplies = 5 V 19.1 mW Fully buffered, internal clock and reference (note that REFOUT has no load); all supplies = 5.5 V 25.4 mW Standby Mode Reference off, all supplies = 5 V 160 µW Reference on, all supplies = 5 V 2.1 mW Power-Down Mode Full power-down, all supplies = 5 V 5 µW Full power-down, all supplies = 5.5 V 55 µW 1 This specification is not production tested but is supported by characterization data at initial product release. 2 Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed output data rate selected. A system full-scale calibration reduces the gain error to the order of the noise for the programmed output data rate. 3 This specification includes moisture sensitivity level (MSL) preconditioning effects. 4 These specifications are with no load on the REFOUT and digital output pins. TIMING CHARACTERISTICS IOVDD = 2 V to 5.5 V, DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = IOVDD, CLOAD = 20 pF, unless otherwise noted. Table 2. Parameter Limit at TMIN, TMAX Unit Test Conditions/Comments1, 2 SCLK t3 25 ns min SCLK high pulse width t4 25 ns min SCLK low pulse width READ OPERATION t1 0 ns min CS falling edge to DOUT/RDY active time 15 ns max IOVDD = 4.75 V to 5.5 V 40 ns max IOVDD = 2 V to 3.6 V t23 0 ns min SCLK active edge to data valid delay4 12.5 ns max IOVDD = 4.75 V to 5.5 V 25 ns max IOVDD = 2 V to 3.6 V t5 2.5 ns min Bus relinquish time after CS inactive edge 20 ns max t6 0 ns min SCLK inactive edge to CS inactive edge t75 10 ns min SCLK inactive edge to DOUT/RDY high/low WRITE OPERATION t8 0 ns min CS falling edge to SCLK active edge setup time4 t9 8 ns min Data valid to SCLK edge setup time t10 8 ns min Data valid to SCLK edge hold time t11 5 ns min CS rising edge to SCLK edge hold time 1 Sample tested during initial release to ensure compliance. 2 See Figure 2 and Figure 3. 3 This parameter is defined as the time required for the output to cross the VOL or VOH limits. 4 The SCLK active edge is the falling edge of SCLK. 5 DOUT/RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while DOUT/RDY is high, although care must be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the digital word can be read only once. |
유사한 부품 번호 - AD7172-2BRUZ-RL7 |
|
유사한 설명 - AD7172-2BRUZ-RL7 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |