전자부품 데이터시트 검색엔진 |
|
AK5552VN 데이터시트(PDF) 45 Page - Asahi Kasei Microsystems |
|
AK5552VN 데이터시트(HTML) 45 Page - Asahi Kasei Microsystems |
45 / 68 page [AK5552] 015099871-E-00 2016/03 - 45 - Figure 54. Audio Interface Timing (Slave mode, TDM mode MCLK=2×BICK) Figure 55. Audio Interface Timing (Slave mode, TDM mode MCLK=BICK) [2] DSD mode DSD output is available only when the AK5552 is in Master mode. The DCLK frequency can be selected from 64fs, 128fs and 256fs by setting the DSDSEL1-0 pins (bits). The AK5552 enters Phase Modulation mode by setting PMOD pin = “H” or PMOD bit = “1”. It does not support Phase Modulation mode when the DCLK frequency is 256fs. DCKB bit controls DCLK polarity. DCLK (64fs, 128fs, 256fs) DCKB bit= ”1” DCLK (64fs, 128fs, 256fs) DCKB bit= ”0” DSDOL, DSDOR Normal DSDOL,DSDOR Phase Modulation D1 D0 D1 D2 D0 D2 D3 D1 D2 D3 Figure 56. DSD Mode Timing MCLK BICK tMCB tBIM VIH VIL VIH VIL MCLK BICK tMCB tBIM VIH VIL VIH VIL |
유사한 부품 번호 - AK5552VN_16 |
|
유사한 설명 - AK5552VN_16 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |