전자부품 데이터시트 검색엔진 |
|
TP3064 데이터시트(PDF) 4 Page - National Semiconductor (TI) |
|
|
TP3064 데이터시트(HTML) 4 Page - National Semiconductor (TI) |
4 / 18 page Functional Description (Continued) table of Transmission Characteristics) The FSX frame sync pulse controls the sampling of the filter output and then the successive-approximation encoding cycle begins The 8-bit code is then loaded into a buffer and shifted out through DX at the next FSX pulse The total encoding delay will be ap- proximately 165 ms (due to the transmit filter) plus 125 ms (due to encoding delay) which totals 290 ms Any offset voltage due to the filters or comparator is cancelled by sign bit integration RECEIVE SECTION The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz The decoder is A-law (TP3067) or m -law (TP3064) and the 5th order low pass filter corrects for the sin xx attenuation due to the 8 kHz samplehold The filter is then followed by a 2nd order RC active post-filter with its output at VFRO The receive section is unity-gain but gain can be added by using the power amplifiers Upon the occurrence of FSR the data at the DR input is clocked in on the falling edge of the next eight BCLKR (BCLKX) peri- ods At the end of the decoder time slot the decoding cycle begins and 10 ms later the decoder DAC output is updated The total decoder delay is E10 ms (decoder update) plus 110 ms (filter delay) plus 625 ms( frame) which gives approximately 180 ms RECEIVE POWER AMPLIFIERS Two inverting mode power amplifiers are provided for direct- ly driving a matched line interface transformer The gain of the first power amplifier can be adjusted to boost the g25V peak output signal from the receive filter up to g33V peak into an unbalanced 300X load or g40V into an unbal- anced 15 kX load The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads Maximum power transfer to a 600X subscriber line termina- tion is obtained by differentially driving a balanced trans- former with a S2 1 turns ratio as shown in Figure 4 A total peak power of 156 dBm can be delivered to the load plus termination ENCODING FORMAT AT DX OUTPUT TP3064 TP3067 m-Law A-Law (Includes Even Bit Inversion) VIN eaFull-Scale 1 000000010101010 VIN e 0V 1 111111111010101 0 111111101010101 VIN ebFull-Scale 0 000000000101010 4 |
유사한 부품 번호 - TP3064 |
|
유사한 설명 - TP3064 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |