전자부품 데이터시트 검색엔진 |
|
AD9265BCPZ-80 데이터시트(PDF) 9 Page - Analog Devices |
|
AD9265BCPZ-80 데이터시트(HTML) 9 Page - Analog Devices |
9 / 45 page AD9265 Data Sheet Rev. C | Page 8 of 44 SWITCHING SPECIFICATIONS −1.0 dBFS differential input, 1.0 V internal reference, and DCS enabled, unless otherwise noted. Table 4. AD9265BCPZ-801 AD9265BCPZ-1051 AD9265BCPZ-1251 Parameter Temp Min Typ Max Min Typ Max Min Typ Max Unit CLOCK INPUT PARAMETERS Input Clock Rate Full 625 625 625 MHz Conversion Rate2 DCS Enabled Full 20 80 20 105 20 125 MSPS DCS Disabled Full 10 80 10 105 10 125 MSPS CLK Period—Divide-by-1 Mode (tCLK) Full 12.5 9.5 8 ns CLK Pulse Width High (tCH) Divide-by-1 Mode, DCS Enabled Full 3.75 6.25 8.75 2.85 4.75 6.65 2.4 4 5.6 ns Divide-by-1 Mode, DCS Disabled 5.9 6.25 6.6 4.5 4.75 5.0 3.8 4 4.2 ns Divide-by-3 Mode, Divide-by-5 Mode, and Divide-by-7 Mode, DCS Enabled3 Full 0.8 0.8 0.8 ns Divide-by-2 Mode, Divide-by-4 Mode, Divide- by-6 Mode and Divide-by-8 Mode, DCS Enabled or DCS Disabled3 Full 0.8 0.8 0.8 ns Aperture Delay (tA) Full 1.0 1.0 1.0 ns Aperture Uncertainty (Jitter, tJ) Full 0.07 0.07 0.07 ps rms DATA OUTPUT PARAMETERS CMOS Mode Data Propagation Delay (tPD) Full 2.4 2.8 3.4 2.4 2.8 3.4 2.4 2.8 3.4 ns DCO Propagation Delay (tDCO)4 Full 2.7 3.4 4.2 2.7 3.4 4.2 2.7 3.4 4.2 ns DCO to Data Skew (tSKEW) Full 0.3 0.6 0.9 0.3 0.6 0.9 0.3 0.6 0.9 ns Pipeline Delay (Latency) Full 12 12 12 Cycles LVDS Mode Data Propagation Delay (tPD) Full 2.6 3.4 4.2 2.6 3.4 4.2 2.6 3.4 4.2 ns DCO Propagation Delay (tDCO)4 Full 3.3 3.8 4.3 3.3 3.8 4.3 3.3 3.8 4.3 ns DCO to Data Skew (tSKEW) Full −0.3 0.4 1.2 −0.3 0.4 1.2 −0.3 0.4 1.2 ns Pipeline Delay (Latency) Full 12.5 12.5 12.5 Cycles Wake-Up Time5 Full 500 500 500 µs OUT-OF-RANGE RECOVERY TIME Full 2 2 2 Cycles 1 The suffix following the part number refers to the model found in the Ordering Guide section. 2 Conversion rate is the clock rate after the divider. 3 See the Input Clock Divider section for additional information on using the DCS with the input clock divider. 4 Additional DCO delay can be added by writing to Bit 0 through Bit 4 in SPI Register 0x17 (see Table 17). 5 Wake-up time is defined as the time required to return to normal operation from power-down mode. |
유사한 부품 번호 - AD9265BCPZ-80 |
|
유사한 설명 - AD9265BCPZ-80 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |