전자부품 데이터시트 검색엔진 |
|
HT82A525R 데이터시트(PDF) 39 Page - Holtek Semiconductor Inc |
|
HT82A525R 데이터시트(HTML) 39 Page - Holtek Semiconductor Inc |
39 / 71 page If VSYNC is enabled, it can be used to synchronize the Parallel DMA data D0~D7. There are two types of VSYNC control signal. The following diagram illustrates the Parallel DMA interface control signals. Symbol Parameter Min. Max. Unit PCLK frequency ¾ 4 MHz PCLK duty cycle 45 55 % T1 Data setup time to PCLK 5 ¾ ns T2 Data hold time to PCLK 7 ¾ ns T3 HSYNC to PCLK delay 5 ¾ ns T4 Horizontal blank time (Thblank) 24 ¾ TPCLK T5 VSYNC(Tpye1) high pulse time 200 ¾ ns T6 VSYNC(Tpye1) ¯ to HSYNC delay time 500 ¾ ns T7 VSYNC(Tpye2) to HSYNC delay time 700 ¾ ns Parallel DMA Data Timing Description Rev. 1.80 39 March 11, 2016 HT82A525R I/O Type USB 8-Bit OTP MCU with SPI H S Y N C P C L K P C L K E = 1 ( o p t i o n ) P C L K P C L K E = 0 ( o p t i o n ) D 7 ~ D 0 T 3 T 2 T 1 T 4 V S Y N C ( T y p e 1 ) T 5 T 7 T 6 V S Y N C ( T y p e 2 ) D 7 ~ D 0 H S Y N C |
유사한 부품 번호 - HT82A525R_16 |
|
유사한 설명 - HT82A525R_16 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |