전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HCPL-530K 데이터시트(PDF) 9 Page - Broadcom Corporation.

부품명 HCPL-530K
상세설명  Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  BOARDCOM [Broadcom Corporation.]
홈페이지  http://www.broadcom.com
Logo BOARDCOM - Broadcom Corporation.

HCPL-530K 데이터시트(HTML) 9 Page - Broadcom Corporation.

Back Button HCPL-530K Datasheet HTML 5Page - Broadcom Corporation. HCPL-530K Datasheet HTML 6Page - Broadcom Corporation. HCPL-530K Datasheet HTML 7Page - Broadcom Corporation. HCPL-530K Datasheet HTML 8Page - Broadcom Corporation. HCPL-530K Datasheet HTML 9Page - Broadcom Corporation. HCPL-530K Datasheet HTML 10Page - Broadcom Corporation. HCPL-530K Datasheet HTML 11Page - Broadcom Corporation. HCPL-530K Datasheet HTML 12Page - Broadcom Corporation. HCPL-530K Datasheet HTML 13Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
Broadcom
- 9 -
HCPL-5300, HCPL-5301, HCPL-530K, 5962-96852
Data Sheet
CMR with the LED Off (CMRH)
CMR with the LED Off (CMRH)
A high CMR LED drive circuit must keep the LED off (VF
VF(OFF)) during common mode transients. For example, during
a +dVCM/dt transient in Figure 18, the current flowing through
CLEDN is supplied by the parallel combination of the LED and
series resistor. As long as the voltage developed across the
resistor is less than VF(OFF), the LED remains off and no common
mode failure occurs. Even if the LED momentarily turns on, the
100 pF capacitor from pins 6-5 will keep the output from
dipping below the threshold. The recommended LED drive
circuit (Figure 13) provides about 10V of margin between the
lowest optocoupler output voltage and a 3V IPM threshold
during a 10 kV/μs transient with VCM = 1000V. Additional
margin can be obtained by adding a diode in parallel with the
resistor, as shown by the dashed line connection in Figure 18,
to clamp the voltage across the LED below VF(OFF).
Since the open collector drive circuit, shown in Figure 19,
cannot keep the LED off during a +dVCM/dt transient, it is not
desirable for applications requiring ultra high CMRH
performance. Figure 20 is the AC equivalent circuit for
Figure 16 during common mode transients. Essentially all the
current flowing through CLEDN during a +dVCM/dt transient
must be supplied by the LED. CMRH failures can occur at dv/dt
rates where the current through the LED and CLEDN exceeds
the input threshold. Figure 21 is an alternative drive circuit
which does achieve ultra high CMR performance by shunting
the LED in the off state.
IPM Dead Time and Propagation Delay
Specifications
These devices include a Propagation Delay Difference
specification intended to help designers minimize dead time in
their power inverter designs. Dead time is the time period
during which both the high and low side power transistors (Q1
and Q2 in Figure 22) are off. Any overlap in Q1 and Q2
conduction results in large currents flowing through the power
devices between the high and low voltage motor rails.
To minimize dead time, the designer must consider the
propagation delay characteristics of the optocoupler as well as
the characteristics of the IPM IGBT gate drive circuit.
Considering only the delay characteristics of the optocoupler
(the characteristics of the IPM IGBT gate drive circuit can be
analyzed in the same way), it is important to know the
minimum and maximum turn-on (tPHL) and turn-off (tPLH)
propagation delay specifications, preferably over the desired
operating temperature range.
The limiting case of zero dead time occurs when the input to
Q1 turns off at the same time that the input to Q2 turns on. This
case determines the minimum delay between LED1 turn-off
and LED2 turn-on, which is related to the worst-case
optocoupler propagation delay waveforms, as shown in
Figure 23. A minimum dead time of zero is achieved in
Figure 23 when the signal to turn on LED2 is delayed by
(tPLHmax - tPHLmin) from the LED1 turn off. This delay is the
maximum value for the propagation delay difference
specification which is specified at 500 ns for the HCPL-530x
over an operating temperature range of –55°C to +125°C.
Delaying the LED signal by the maximum propagation delay
difference ensures that the minimum dead time is zero, but it
does not tell a designer what the maximum dead time will be.
The maximum dead time occurs in the highly unlikely case
where one optocoupler with the fastest tPLH and another with
the slowest tPHL are in the same inverter leg. The maximum
dead time in this case becomes the sum of the spread in the
tPLH and tPHL propagation delays as shown in Figure 24. The
maximum dead time is also equivalent to the difference
between the maximum and minimum propagation delay
difference specifications. The maximum dead time (due to the
optocouplers) for the HCPL-530x is 670 ns (= 500 ns – (–170 ns))
over an operating temperature range of –55°C to +125°C.


유사한 부품 번호 - HCPL-530K

제조업체부품명데이터시트상세설명
logo
Agilent(Hewlett-Packard...
HCPL-530K HP-HCPL-530K Datasheet
261Kb / 16P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
logo
AVAGO TECHNOLOGIES LIMI...
HCPL-530K AVAGO-HCPL-530K Datasheet
137Kb / 15P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
logo
Agilent(Hewlett-Packard...
HCPL-530K-100 HP-HCPL-530K-100 Datasheet
261Kb / 16P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
HCPL-530K-200 HP-HCPL-530K-200 Datasheet
261Kb / 16P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
HCPL-530K-300 HP-HCPL-530K-300 Datasheet
261Kb / 16P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
More results

유사한 설명 - HCPL-530K

제조업체부품명데이터시트상세설명
logo
Agilent(Hewlett-Packard...
HCPL-5300 HP-HCPL-5300 Datasheet
261Kb / 16P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
logo
AVAGO TECHNOLOGIES LIMI...
HCPL-5300 AVAGO-HCPL-5300_12 Datasheet
137Kb / 15P
   Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers
HCPL-4506-500E AVAGO-HCPL-4506-500E Datasheet
374Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
logo
Agilent(Hewlett-Packard...
HCPL-4506 HP-HCPL-4506 Datasheet
267Kb / 14P
   Intelligent Power Module and Gate Drive Interface Optocouplers
logo
AVAGO TECHNOLOGIES LIMI...
HCPL-0466-500E AVAGO-HCPL-0466-500E Datasheet
374Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
HCPL-J456 AVAGO-HCPL-J456 Datasheet
374Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
HCPL-0466-560E AVAGO-HCPL-0466-560E Datasheet
374Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
HCPL-4506 AVAGO-HCPL-4506 Datasheet
359Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
HCPL-J456-000E AVAGO-HCPL-J456-000E Datasheet
374Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
HCPL-4506-000E AVAGO-HCPL-4506-000E Datasheet
374Kb / 21P
   Intelligent Power Module and Gate Drive Interface Optocouplers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com