전자부품 데이터시트 검색엔진 |
|
SN74AUC2G86YEPR 데이터시트(PDF) 2 Page - Texas Instruments |
|
SN74AUC2G86YEPR 데이터시트(HTML) 2 Page - Texas Instruments |
2 / 10 page SN74AUC2G86 DUAL 2-INPUT EXCLUSIVE-OR GATE SCES479 – AUGUST 2003 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 description/ordering information (continued) NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. FUNCTION TABLE (each gate) INPUTS OUTPUT Y A B OUTPUT Y L L L L HH H LH H H L exclusive-OR logic An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols. = 1 EXCLUSIVE OR These are five equivalent exclusive-OR symbols valid for an SN74AUC2G86 gate in positive logic; negation may be shown at any two ports. = 2k 2k + 1 LOGIC-IDENTITY ELEMENT EVEN-PARITY ELEMENT ODD-PARITY ELEMENT The output is active (low) if all inputs stand at the same logic level (i.e., A = B). The output is active (low) if an even number of inputs (i.e., 0 or 2) are active. The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active. |
유사한 부품 번호 - SN74AUC2G86YEPR |
|
유사한 설명 - SN74AUC2G86YEPR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |