전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS81314LD36GK-120 데이터시트(PDF) 9 Page - GSI Technology

부품명 GS81314LD36GK-120
상세설명  Burst of 4 Multi-Bank ECCRAM
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81314LD36GK-120 데이터시트(HTML) 9 Page - GSI Technology

Back Button GS81314LD36GK-120 Datasheet HTML 5Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 6Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 7Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 8Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 9Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 10Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 11Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 12Page - GSI Technology GS81314LD36GK-120 Datasheet HTML 13Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
GS81314LD18/36GK-133/120/106
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.09 5/2016
9/40
© 2014, GSI Technology
Configuration Registers
These devices utilize a set of registers for device configuration. The configuration registers are written via Register Write Mode,
which is initiated by asserting MRW High and R Low. When Register Write Mode is utilized, up to sixteen distinct 6-bit registers
can be programmed using SDR timing on the SA[10:1] address input pins. The D data input pins are not used.
Note: Register Write Mode only provides the ability to write the configuration registers. The ability to read the configuration regis-
ters is provided via a private JTAG instruction and register. Please contact GSI for more information.
Register Write Mode can be utilized in two ways:
1. Asynchronous Method: MRW is driven asynchronously, such that is does not meet setup and hold time specs to
CK.
2. Synchronous Method: MRW is driven synchronously, such that is meets setup and hold time specs to
CK.
Regardless how Register Write Mode is utilized, at least 16 NOPs must be initiated before beginning a Register Write sequence, to
ensure any previous Read and Write operations are completed before the sequence begins. And, at least 16 NOPs must be initiated
after completing a Register Write sequence and before initiating Read and Write operations, and before utilizing Loopback Mode,
to allow sufficient time for the newly programmed register settings to take effect.
Register Write Mode Utilization - Asynchronous Method
Register Write Mode can be utilized asynchronously up to the full operating speed of the device. When Register Write Mode is uti-
lized asynchronously, there are two cases to consider:
1. Pre Input Training: SA[10:1], R, W are driven such that they do not meet setup and hold time specs to
CK.
2. Post Input Training: SA[10:1], R, W are driven such that they meet setup and hold time specs to
CK.
Each case is examined separately below.
Pre Input Training Requirements
In this case, MRW, R, W, and SA[10:1] are all driven asynchronously. When Register Write Mode is utilized in this manner, only
one register can be programmed during any particular instance that MRW is asserted High.
The requirements for this usage case are as follows:
• At least 16 NOPs must be initiated before and after the Register Write sequence.
• MRW High must meet minimum pulse width requirements (tMRWPW).
• R Low and SA[10:1] Valid must meet minimum setup time requirements (tMRWS) to MRW High.
• R Low and SA[10:1] Valid must meet minimum hold time requirements (tMRWH) from MRW Low.
• W High must also meet minimum setup time requirements (tMRWS) to MRW High, if inadvertent memory writes are to be pre-
vented during the Register Write process. Otherwise, W state is “don’t care”.
• W High must also meet minimum hold time requirements (tMRWH) from MRW Low, if inadvertent memory writes are to be
prevented during the Register Write process. Otherwise, W state is “don’t care”.
Note: tMRWPW = tMRWS = tMRWH = 4 cycles (minimum).
Note: Inadvertent memory reads will occur while MRW and R are Low during the Register Write process. The memory reads are
harmless, and can be ignored.


유사한 부품 번호 - GS81314LD36GK-120

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS81314LD36GK-106 GSI-GS81314LD36GK-106 Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD36GK-133 GSI-GS81314LD36GK-133 Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
More results

유사한 설명 - GS81314LD36GK-120

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS81314PD36GK-106I GSI-GS81314PD36GK-106I Datasheet
496Kb / 39P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD18GK-106I GSI-GS81314LD18GK-106I Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314PD18GK-106I GSI-GS81314PD18GK-106I Datasheet
496Kb / 39P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD36GK-133 GSI-GS81314LD36GK-133 Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314PD36GK-133 GSI-GS81314PD36GK-133 Datasheet
496Kb / 39P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD18GK-106 GSI-GS81314LD18GK-106 Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD18GK-133I GSI-GS81314LD18GK-133I Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314LD36GK-106 GSI-GS81314LD36GK-106 Datasheet
496Kb / 40P
   Burst of 4 Multi-Bank ECCRAM
GS81314PD18GK-133 GSI-GS81314PD18GK-133 Datasheet
496Kb / 39P
   Burst of 4 Multi-Bank ECCRAM
GS81314LQ18GK-120 GSI-GS81314LQ18GK-120 Datasheet
489Kb / 40P
   Burst of 2 Multi-Bank ECCRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com