전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS81302QT38AGD-450 데이터시트(PDF) 6 Page - GSI Technology

부품명 GS81302QT38AGD-450
상세설명  144Mb SigmaQuad-IITM Burst of 2 SRAM
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS81302QT38AGD-450 데이터시트(HTML) 6 Page - GSI Technology

Back Button GS81302QT38AGD-450 Datasheet HTML 2Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 3Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 4Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 5Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 6Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 7Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 8Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 9Page - GSI Technology GS81302QT38AGD-450 Datasheet HTML 10Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
Preliminary
GS81302QT20/38AGD-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00a 5/2017
6/25
© 2017, GSI Technology
between 175
 and 350. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (BW), and Clock (K,K)
input receivers. The input termination is always enabled, and the impedance is programmed via the same RQ resistor (connected
between the ZQ pin and VSS) used to program output driver impedance, in conjuction with the ODT pin (6R). When the ODT pin
is tied Low, input termination is "strong" (i.e., low impedance), and is nominally equal to RQ*0.3 Thevenin-equivalent when RQ is
between 175Ω and 350Ω. When the ODT pin is tied High (or left floating—the pin has a small pull-up resistor), input termination
is "weak" (i.e., high impedance), and is nominally equal to RQ*0.6 Thevenin-equivalent when RQ is between 175Ω and 250Ω.
Periodic readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same
manner as for driver impedance (see above).
Note:
D, BW, K, K inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are
tri-stated, the input termination will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause
the receiver to enter a meta-stable state, resulting in the receiver consuming more power than it normally would. This could result
in the device’s operating currents being higher.


유사한 부품 번호 - GS81302QT38AGD-450

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS81302QT38AGD-400 GSI-GS81302QT38AGD-400 Datasheet
426Kb / 25P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT38AGD-400I GSI-GS81302QT38AGD-400I Datasheet
426Kb / 25P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
More results

유사한 설명 - GS81302QT38AGD-450

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS81302Q07E-300 GSI-GS81302Q07E-300 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37AGD-333 GSI-GS81302Q37AGD-333 Datasheet
428Kb / 24P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37GE-300I GSI-GS81302Q37GE-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT19GE-250 GSI-GS81302QT19GE-250 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q10E-300I GSI-GS81302Q10E-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT07E-250 GSI-GS81302QT07E-250 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q19GE-300 GSI-GS81302Q19GE-300 Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q37E-250I GSI-GS81302Q37E-250I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT37AGD-333I GSI-GS81302QT37AGD-333I Datasheet
432Kb / 25P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302Q07E-200I GSI-GS81302Q07E-200I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
GS81302QT10GE-300I GSI-GS81302QT10GE-300I Datasheet
487Kb / 28P
   144Mb SigmaQuad-IITM Burst of 2 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com