전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8342Q10BGD-200 데이터시트(PDF) 8 Page - GSI Technology

부품명 GS8342Q10BGD-200
상세설명  36Mb SigmaQuad-II 36Mb SigmaQuad-II
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8342Q10BGD-200 데이터시트(HTML) 8 Page - GSI Technology

Back Button GS8342Q10BGD-200 Datasheet HTML 4Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 5Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 6Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 7Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 8Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 9Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 10Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 11Page - GSI Technology GS8342Q10BGD-200 Datasheet HTML 12Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
GS8342Q07/10/19/37BD-357/333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02a 8/2017
8/28
© 2011, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II+ SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
 and 350. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
Input Termination Impedance Control
These SigmaQuad-II+ SRAMs are supplied with programmable input termination on Data (D), Byte Write (BW), and Clock (K/K)
input receivers. Input termination can be enabled or disabled via the ODT pin (6R). When the ODT pin is tied Low (or left
floating —the pin has a small pull-down resistor), input termination is disabled. When the ODT pin is tied High, input termination
is enabled. Termination impedance is programmed via the same RQ resistor (connected between the ZQ pin and VSS) used to
program output driver impedance, and is nominally RQ*0.6 Thevenin-equivalent when RQ is between 175
 and 250. Periodic
readjustment of the termination impedance occurs to compensate for drifts in supply voltage and temperature, in the same manner
as for driver impedance (see above).
Note:
When ODT = 1, Data (D), Byte Write (BW), and Clock (K, K) input termination is always enabled. Consequently, D, BW, K, K
inputs should always be driven High or Low; they should never be tri-stated (i.e., in a High-Z state). If the inputs are tri-stated, the
input termination will pull the signal to VDDQ/2 (i.e., to the switch point of the diff-amp receiver), which could cause the receiver
to enter a meta-stable state and prevent the SRAM from operating within specification.
Separate I/O SigmaQuad-II B2 SRAM Read Truth Table
A
R
Output Next State
Q
Q
K
(tn)
K
(tn)
K
(tn)
K
(tn+2)
K
(tn+2½)
X
1
Deselect
Hi-Z
Hi-Z
V
0
Read
Q0
Q1
Notes:
1. X = Don’t Care, 1 = High, 0 = Low, V = Valid.
2. R is evaluated on the rising edge of K.
3. Q0 and Q1 are the first and second data output transfers in a read.


유사한 부품 번호 - GS8342Q10BGD-200

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8342Q10BGD-250I GSI-GS8342Q10BGD-250I Datasheet
502Kb / 28P
   36Mb SigmaQuad-IITM Burst of 2 SRAM
More results

유사한 설명 - GS8342Q10BGD-200

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8342DT37BD-450I GSI-GS8342DT37BD-450I Datasheet
507Kb / 29P
   36Mb SigmaQuad-IITM 36Mb SigmaQuad-IITM
GS8342QT19BGD-333I GSI-GS8342QT19BGD-333I Datasheet
503Kb / 29P
   36Mb SigmaQuad-IITM 36Mb SigmaQuad-IITM
GS8342QT10BD-200I GSI-GS8342QT10BD-200I Datasheet
503Kb / 29P
   36Mb SigmaQuad-IITM 36Mb SigmaQuad-IITM
GS8342D08E GSI-GS8342D08E Datasheet
1Mb / 37P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342D06 GSI-GS8342D06 Datasheet
412Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342Q08E GSI-GS8342Q08E Datasheet
1Mb / 34P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342DT20BD-500 GSI-GS8342DT20BD-500 Datasheet
524Kb / 30P
   36Mb SigmaQuad-II Burst of 4 SRAM
GS8342DT07 GSI-GS8342DT07 Datasheet
467Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT19BD-400I GSI-GS8342DT19BD-400I Datasheet
507Kb / 29P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
GS8342DT38BGD-550I GSI-GS8342DT38BGD-550I Datasheet
524Kb / 30P
   36Mb SigmaQuad-IITM Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com