전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9253 데이터시트(PDF) 7 Page - Analog Devices

부품명 AD9253
상세설명  Serial LVDS 1.8 V Analog-to-Digital Converter
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9253 데이터시트(HTML) 7 Page - Analog Devices

Back Button AD9253 Datasheet HTML 3Page - Analog Devices AD9253 Datasheet HTML 4Page - Analog Devices AD9253 Datasheet HTML 5Page - Analog Devices AD9253 Datasheet HTML 6Page - Analog Devices AD9253 Datasheet HTML 7Page - Analog Devices AD9253 Datasheet HTML 8Page - Analog Devices AD9253 Datasheet HTML 9Page - Analog Devices AD9253 Datasheet HTML 10Page - Analog Devices AD9253 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 41 page
background image
AD9253
Data Sheet
Rev. B | Page 6 of 40
SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 4.
Parameter1, 2
Temp
Min
Typ
Max
Unit
CLOCK3
Input Clock Rate
Full
10
1000
MHz
Conversion Rate4
Full
10
80/105/125
MSPS
Clock Pulse Width High (tEH)
Full
6.25/4.76/4.00
ns
Clock Pulse Width Low (tEL)
Full
6.25/4.76/4.00
ns
OUTPUT PARAMETERS3
Propagation Delay (tPD)
Full
1.5
2.3
3.1
ns
Rise Time (tR) (20% to 80%)
Full
300
ps
Fall Time (tF) (20% to 80%)
Full
300
ps
FCO Propagation Delay (tFCO)
Full
1.5
2.3
3.1
ns
DCO Propagation Delay (tCPD)5
Full
tFCO + (tSAMPLE/16)
ns
DCO to Data Delay (tDATA)5
Full
(tSAMPLE/16) − 300
(tSAMPLE/16)
(tSAMPLE/16) + 300
ps
DCO to FCO Delay (tFRAME)5
Full
(tSAMPLE/16) − 300
(tSAMPLE/16)
(tSAMPLE/16) + 300
ps
Lane Delay (tLD)
90
ps
Data to Data Skew (tDATA-MAX − tDATA-MIN)
Full
±50
±200
ps
Wake-Up Time (Standby)
25°C
250
ns
Wake-Up Time (Power-Down)6
25°C
375
μs
Pipeline Latency
Full
16
Clock cycles
APERTURE
Aperture Delay (tA)
25°C
1
ns
Aperture Uncertainty (Jitter, tJ)
25°C
135
fs rms
Out-of-Range Recovery Time
25°C
1
Clock cycles
1
See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2
Measured on standard FR-4 material.
3
Can be adjusted via the SPI. The conversion rate is the clock rate after the divider.
4
The maximum conversion rate is based on two-lane output mode. See the Digital Outputs and Timing section for the maximum conversion rate in one-lane output mode.
5
tSAMPLE/16 is based on the number of bits in two LVDS data lanes. tSAMPLE = 1/fS.
6
Wake-up time is defined as the time required to return to normal operation from power-down mode.
TIMING SPECIFICATIONS
Table 5.
Parameter
Description
Limit
Unit
SYNC TIMING REQUIREMENTS
tSSYNC
SYNC to rising edge of CLK+ setup time
1.2
ns min
tHSYNC
SYNC to rising edge of CLK+ hold time
−0.2
ns min
SPI TIMING REQUIREMENTS
See Figure 74
tDS
Setup time between the data and the rising edge of SCLK
2
ns min
tDH
Hold time between the data and the rising edge of SCLK
2
ns min
tCLK
Period of the SCLK
40
ns min
tS
Setup time between CSB and SCLK
2
ns min
tH
Hold time between CSB and SCLK
2
ns min
tHIGH
SCLK pulse width high
10
ns min
tLOW
SCLK pulse width low
10
ns min
tEN_SDIO
Time required for the SDIO pin to switch from an input to an output relative to the
SCLK falling edge (not shown in Figure 74)
10
ns min
tDIS_SDIO
Time required for the SDIO pin to switch from an output to an input relative to the
SCLK rising edge (not shown in Figure 74)
10
ns min


유사한 부품 번호 - AD9253

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD9253 AD-AD9253 Datasheet
1Mb / 40P
   Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
REV. 0
AD9253-125EBZ AD-AD9253-125EBZ Datasheet
1Mb / 40P
   Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
REV. 0
AD9253BCPZ-105 AD-AD9253BCPZ-105 Datasheet
1Mb / 40P
   Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
REV. 0
AD9253BCPZ-125 AD-AD9253BCPZ-125 Datasheet
1Mb / 40P
   Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
REV. 0
AD9253BCPZ-80 AD-AD9253BCPZ-80 Datasheet
1Mb / 40P
   Quad, 14-Bit, 80 MSPS/105 MSPS/125 MSPS
REV. 0
More results

유사한 설명 - AD9253

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD9655 AD-AD9655_17 Datasheet
1Mb / 38P
   Dual, 16-Bit, 125 MSPS Serial LVDS, 1.8 V Analog-to-Digital Converter
AD9655 AD-AD9655 Datasheet
1Mb / 37P
   Dual, 16-Bit, 125 MSPS Serial LVDS,1.8 V Analog-to-Digital Converter
AD9681 AD-AD9681 Datasheet
1Mb / 40P
   Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter
REV. A
AD9266 AD-AD9266_17 Datasheet
1Mb / 33P
   1.8 V Analog-to-Digital Converter
AD9634 AD-AD9634_17 Datasheet
1Mb / 31P
   1.8 V Analog-to-Digital Converter
AD9601 AD-AD9601_17 Datasheet
972Kb / 33P
   1.8 V Analog-to-Digital Converter
AD9211 AD-AD9211_17 Datasheet
1Mb / 29P
   1.8 V Analog-to-Digital Converter
AD9626 AD-AD9626_17 Datasheet
1Mb / 37P
   1.8 V Analog-to-Digital Converter
AD9635 AD-AD9635_17 Datasheet
995Kb / 37P
   1.8 V Analog-to-Digital Converter
AD9637 AD-AD9637_17 Datasheet
1,012Kb / 41P
   1.8 V Analog-to-Digital Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com