전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD6650 데이터시트(PDF) 7 Page - Analog Devices

부품명 AD6650
상세설명  Diversity IF to Baseband GSM/EDGE Narrowband Receiver
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD6650 데이터시트(HTML) 7 Page - Analog Devices

Back Button AD6650 Datasheet HTML 3Page - Analog Devices AD6650 Datasheet HTML 4Page - Analog Devices AD6650 Datasheet HTML 5Page - Analog Devices AD6650 Datasheet HTML 6Page - Analog Devices AD6650 Datasheet HTML 7Page - Analog Devices AD6650 Datasheet HTML 8Page - Analog Devices AD6650 Datasheet HTML 9Page - Analog Devices AD6650 Datasheet HTML 10Page - Analog Devices AD6650 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
Preliminary Technical Data
AD6650
REV. PrJ 02/27/2003
7
MICROPROCESSOR PORT TIMING CHARACTERISTICS1
MICROPROCESSOR PORT, MODE INM (MODE=0)
Temp
Test
Level
Min
AD6650
Typ
Max
Units
MODE INM Write Timing:
tSC
tHC
tHWR
Control3 to
↑CLK Setup Time
Control3 to
↑CLK Hold Time
/WR(RW) to RDY(/DTACK) Hold Time
Full
Full
Full
IV
IV
IV
5.5
1.0
8.0
ns
ns
ns
tSAM
Address/Data to /WR(RW) Setup Time
Full
IV
-0.5
ns
tHAM
Address/Data to RDY(/DTACK) Hold Time
Full
IV
7.0
ns
tDRDY
/WR(RW) to RDY(/DTACK) Delay
Full
IV
4.0
ns
tACC
/WR(RW) to RDY(/DTACK) High Delay
Full
IV
4*tCLK
5*tCLK
ns
MODE INM Read Timing:
tSC
tHC
tSAM
Control3 to
↑CLK Setup Time
Control3 to
↑CLK Hold Time
Address to /RD(/DS) Setup Time
Full
Full
Full
IV
IV
IV
4.0
2.0
0.0
ns
ns
ns
tHAM
Address to Data Hold Time
Full
IV
7.0
ns
tZD
Data Tri-state Delay
Full
IV
ns
tDD
RDY(/DTACK) to Data Delay
Full
IV
ns
tDRDY
/RD(/DS) to RDY(/DTACK) Delay
Full
IV
4.0
ns
tACC
/RD(/DS) to RDY(/DTACK) High Delay
Full
IV
4*tCLK
7*tCLK
ns
MICROPROCESSOR PORT, MODE MNM (MODE=1)
Temp
Test
Level
Min
AD6650
Typ
Max
Units
MODE MNM Write Timing:
tSC
tHC
tHDS
Control3 to
↑CLK Setup Time
Control3 to
↑CLK Hold Time
/DS(/RD) to /DTACK(RDY) Hold Time
Full
Full
Full
IV
IV
IV
5.5
1.0
8.0
ns
ns
ns
tHRW
RW(/WR) to /DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address/Data To RW(/WR) Setup Time
Full
IV
-0.5
ns
tHAM
Address/Data to RW(/WR) Hold Time
Full
IV
7.0
ns
tDDTACK
/DS(/RD) to /DTACK(RDY) Delay
Full
IV
ns
tACC
RW(/WR) to /DTACK(RDY) Low Delay
Full
IV
4*tCLK
5*tCLK
ns
MODE MNM Read Timing:
tSC
tHC
tHDS
Control3 to
↑CLK Setup Time
Control3 to
↑CLK Hold Time
/DS(/RD) to /DTACK(RDY) Hold Time
Full
Full
Full
IV
IV
IV
4.0
2.0
8.0
ns
ns
ns
tSAM
Address to /DS(/RD) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
7.0
ns
tZD
Data Tri-State Delay
Full
IV
ns
tDD
/DTACK(RDY) to Data Delay
Full
IV
ns
tDDTACK
/DS(/RD) to /DTACK(RDY) Delay
Full
IV
ns
tACC
/DS(/RD) to /DTACK(RDY) Low Delay
Full
IV
4*tCLK
7*tCLK
ns
MODE I2C Timing:
tDSCL
↑SCL to SDA Delay
Full
IV
61
ns
tDSDA
SDA to
↑SCL Delay
Full
IV
57
ns
tSSCL
5
↑CLK to ↑SCL Delay
Full
IV
5
ns
1All Timing Specifications valid over VDD range of 3.0V to 3.6V and VDDIO range of 3.0V to 3.6V.
2The timing parameters for SCLK, SDFS, SDO0, SDO1, and DR apply to both channels (0, 1)
3Specification pertains to control signals: RW, (/WR), /DS, (/RD), /CS
4(CLOAD=40pF on all outputs unless otherwise specified)
5There is no hold time for SDA because as this waits for a negative transition (↓) on SCL to transition.


유사한 부품 번호 - AD6650

제조업체부품명데이터시트상세설명
logo
Analog Devices		 AD6650 AD-AD6650 Datasheet
755Kb / 45P		    GSM/EDGE Narrow-Band Receiver
AD6650/PCB AD-AD6650/PCB Datasheet
1Mb / 44P		    AD6650 Diversity IF-to-Baseband GSM/EDGE Narrow-Band Receiver
REV. A
AD6650/PCB AD-AD6650/PCB Datasheet
755Kb / 45P		    GSM/EDGE Narrow-Band Receiver
AD6650ABC AD-AD6650ABC Datasheet
1Mb / 44P		    AD6650 Diversity IF-to-Baseband GSM/EDGE Narrow-Band Receiver
REV. A
AD6650ABC AD-AD6650ABC Datasheet
755Kb / 45P		    GSM/EDGE Narrow-Band Receiver
More results

유사한 설명 - AD6650

제조업체부품명데이터시트상세설명
logo
Analog Devices		 AD6650 AD-AD6650_07 Datasheet
1Mb / 44P		    AD6650 Diversity IF-to-Baseband GSM/EDGE Narrow-Band Receiver
REV. A
AD6652 AD-AD6652 Datasheet
1Mb / 76P		    12-Bit, 65 MSPS IF to Baseband Diversity Receiver
REV. 0
AD6652 AD-AD6652_15 Datasheet
1Mb / 76P		    12-Bit, 65 MSPS IF to Baseband Diversity Receiver
REV. 0
AD6655ABCPZ-80 AD-AD6655ABCPZ-80 Datasheet
2Mb / 88P		    IF Diversity Receiver
REV. A
AD6649 AD-AD6649_17 Datasheet
1Mb / 41P		    IF Diversity Receiver
AD6655 AD-AD6655_17 Datasheet
2Mb / 85P		    IF Diversity Receiver
AD6655 AD-AD6655 Datasheet
2Mb / 84P		    IF Diversity Receiver
REV. 0
AD6653 AD-AD6653 Datasheet
2Mb / 80P		    IF Diversity Receiver
REV. 0
AD6649 AD-AD6649_14 Datasheet
1Mb / 40P		    IF Diversity Receiver
AD6655 AD-AD6655_15 Datasheet
2Mb / 84P		    IF Diversity Receiver
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com