전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

TC51WHM616AXBN70 데이터시트(HTML) 1 Page - Toshiba Semiconductor

부품명 TC51WHM616AXBN70
상세내용  TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
Download  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo 

TC51WHM616AXBN70 데이터시트(HTML) 1 Page - Toshiba Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
/ 11 page
 1 / 11 page
background image
TC51WHM616AXBN65,70
2002-08-22
1/11
• Access Times:
TC51WHM616AXBN
65
70
Access Time
65 ns
70 ns
CE1
Access Time
65 ns
70 ns
OE
Access Time
25 ns
25 ns
Page Access Time
30 ns
30 ns
• Package:
P-TFBGA48-0811-0.75BZ (Weight:
g typ.)
TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
4,194,304-WORD BY 16-BIT CMOS PSEUDO STATIC RAM
DESCRIPTION
The TC51WHM616AXBN is a 67,108,864-bit pseudo static random access memory(PSRAM) organized as
4,194,304 words by 16 bits. Using Toshiba’s CMOS technology and advanced circuit techniques, it provides high
density, high speed and low power. The device operates single power supply. The device also features SRAM-like
W/R timing whereby the device is controlled by CE1 , OE , and WE on asynchronous. The device has the page
access operation. Page size is 8 words. The device also supports deep power-down mode, realizing low-power
standby.
FEATURES
• Organized as 4,194,304 words by 16 bits
• Single power supply voltage of 2.6 to 3.3 V
• Direct TTL compatibility for all inputs and outputs
• Deep power-down mode: Memory cell data invalid
• Page operation mode:
Page read operation by 8 words
• Logic compatible with SRAM R/W ( WE ) pin
• Standby current
Standby
100 µA
Deep power-down standby
5 µA
PIN ASSIGNMENT (TOP VIEW)
PIN NAMES
1
2
3
4
5
6
A
LB
OE
A0
A1
A2
CE2
B
I/O9
UB
A3
A4
CE1
I/O1
C
I/O10
I/O11
A5
A6
I/O2
I/O3
D
VSS
I/O12
A17
A7
I/O4
VDD
E
VDD
I/O13
A21
A16
I/O5
VSS
F
I/O15
I/O14
A14
A15
I/O6
I/O7
G
I/O16
A19
A12
A13
WE
I/O8
H
A18
A8
A9
A10
A11
A20
(FBGA48)
A0 to A21
Address Inputs
A0 to A2
Page Address Inputs
I/O1 to I/O16 Data Inputs/Outputs
CE1
Chip Enable Input
CE2
Chip select Input
WE
Write Enable Input
OE
Output Enable Input
LB , UB
Data Byte Control Inputs
VDD
Power
GND
Ground


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn