전자부품 데이터시트 검색엔진 |
|
TS3842BCD 데이터시트(PDF) 9 Page - List of Unclassifed Manufacturers |
|
TS3842BCD 데이터시트(HTML) 9 Page - List of Unclassifed Manufacturers |
9 / 20 page Figure 17- Representative Block Diagram Figure 18 - Timing Diagram + - Reference Regulator VCC UVLO + - Vref UVLO 3.6V 36V S R Q Internal Bias + 1.0mA Oscillator 2.5V R R R 2R Error Amplifier Voltage Feedback Input Output/ Compensation Current Sense Comparator 1.0V VCC 7(12) Gnd 5(9) VC 7(11) Output 6(10) PowerGround 5(8) Current Sense Input 3(5) RS Q1 VCC Vin 1(1) 2(3) 4(7) 8(14) RT CT Vref = Sink Only Positive True Logic Pin numbers adjacent to terminals are for the 8-pin dual-in-line package. Pin numbers in parenthesis are for the D suffix SOP-14 package. PWM Latch (See Text) LargeRT/Small CT Small RT /Large CT Capacitor CT Latch "Set" Input Output/ Compensation Current Sense Input Latch "Reset" Input Output |
유사한 부품 번호 - TS3842BCD |
|
유사한 설명 - TS3842BCD |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |