전자부품 데이터시트 검색엔진 |
|
74LX1G00 데이터시트(PDF) 1 Page - STMicroelectronics |
|
74LX1G00 데이터시트(HTML) 1 Page - STMicroelectronics |
1 / 10 page 1/10 October 2002 s 5V TOLERANT INPUTS s HIGH SPEED: tPD = 4.7ns (MAX.) at VCC =3V s LOW POWER DISSIPATION: ICC =1µA(MAX.) at TA =25°C s POWER DOWN PROTECTION ON INPUTS AND OUTPUTS s SYMMETRICAL OUTPUT IMPEDANCE: |IOH|= IOL = 24mA (MIN) at VCC =3V s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s OPERATING VOLTAGE RANGE: VCC(OPR) = 1.65V to 5.5V (1.2V Data Retention) s IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74LX1G00 is a low voltage CMOS SINGLE 2-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. All inputs and outputs are equipped with protection circuits against static discharge. 74LX1G00 SINGLE 2-INPUT NAND GATE PIN CONNECTION AND IEC LOGIC SYMBOLS ORDER CODES PACKAGE T & R SOT23-5L 74LX1G00STR SOT323-5L 74LX1G00CTR SOT323-5L SOT23-5L |
유사한 부품 번호 - 74LX1G00 |
|
유사한 설명 - 74LX1G00 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |