전자부품 데이터시트 검색엔진 |
|
AD7228LPZ 데이터시트(PDF) 6 Page - Analog Devices |
|
AD7228LPZ 데이터시트(HTML) 6 Page - Analog Devices |
6 / 16 page Data Sheet AD7228 Rev. D | Page 5 of 15 SWITCHING CHARACTERISTICS See Figure 8 and Figure 2; VDD = 5 V ± 5% or 10.8 V to 16.5 V; VSS = 0 V or –5 V ± 10%. Sample tested at 25°C to ensure compliance. All input rise and fall times measured from 10% to 90% of 5 V, tR = tF = 5 ns. Timing measurement reference level is (VINH + VINL)/2. Table 3. Parameter Limit at 25°C, All Grades Limit at TMIN, TMAX, K, L, B, and C Versions Unit Description t1 0 0 ns min Address to WR setup time t2 0 0 ns min Address to WR hold time t3 70 90 ns min Data valid to WR setup time t4 10 10 ns min Data valid to WR hold time t5 95 120 ns min Write pulse width t2 5V 0V 5V VINH VINL 0V 5V 0V WR ADDRESS NOTES 1. THE SELECTED INPUT LATCH IS TRANSPARENT WHILE WR IS LOW, THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS. DATA t4 t1 t5 t3 Figure 2. Write Cycle Timing Diagram |
유사한 부품 번호 - AD7228LPZ |
|
유사한 설명 - AD7228LPZ |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |