전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7783BRU 데이터시트(PDF) 4 Page - Analog Devices

부품명 AD7783BRU
상세설명  Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7783BRU 데이터시트(HTML) 4 Page - Analog Devices

  AD7783BRU Datasheet HTML 1Page - Analog Devices AD7783BRU Datasheet HTML 2Page - Analog Devices AD7783BRU Datasheet HTML 3Page - Analog Devices AD7783BRU Datasheet HTML 4Page - Analog Devices AD7783BRU Datasheet HTML 5Page - Analog Devices AD7783BRU Datasheet HTML 6Page - Analog Devices AD7783BRU Datasheet HTML 7Page - Analog Devices AD7783BRU Datasheet HTML 8Page - Analog Devices AD7783BRU Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
REV. B
–4–
AD7783
Limit at TMIN, TMAX
Parameter
(B Version)
Unit
Conditions/Comments
t1
30.5176
ms typ
Crystal Oscillator Period
tADC
50.54
ms typ
19.79 Hz Update Rate
t2
0
ns min
CS Falling Edge to DOUT Active
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t3
2
¥ tADC
ns typ
Channel Settling Time
t4
3
0
ns min
SCLK Active Edge to Data Valid Delay
4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t7
5
10
ns min
Bus Relinquish Time after
CS Inactive Edge
80
ns max
t8
0
ns min
CS Rising Edge to SCLK Inactive Edge Hold Time
t9
10
ns min
SCLK Inactive to DOUT High
80
ns max
Slave Mode Timing
t5
100
ns min
SCLK High Pulse Width
t6
100
ns min
SCLK Low Pulse Width
Master Mode Timing
t5
t1/2
ms typ
SCLK High Pulse Width
t6
t1/2
ms typ
SCLK Low Pulse Width
t10
t1/2
ms min
DOUT Low to First SCLK Active Edge
4
3t1/2
ms max
NOTES
1Sample tested during initial release to ensure compliance. All input signals are specified with t
R = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2See Figure 2.
3These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL or VOH limits.
4SCLK active edge is falling edge of SCLK.
5These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means the times quoted in the timing characteristics are the true bus relin-
quish times of the part and as such are independent of external bus loading capacitances.
TIMING CHARACTERISTICS1, 2 (V
DD = 2.7 V to 3.6 V or VDD = 4.75 V to 5.25 V; GND = 0 V; XTAL = 32.768 kHz;
Input Logic 0 = 0 V, Logic 1 = VDD, unless otherwise noted.)
TO OUTPUT
PIN
50pF
ISINK (1.6mA WITH VDD = 5V
100 A WITH VDD = 3V)
1.6V
ISOURCE( 200 A WITH VDD = 5V
100 A WITH VDD = 3V)
Figure 1. Load Circuit for Timing Characterization


유사한 부품 번호 - AD7783BRU

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7783BRU AD-AD7783BRU Datasheet
318Kb / 13P
   Read-Only, Pin Configured 24-Bit ADC
AD7783BRU-REEL AD-AD7783BRU-REEL Datasheet
318Kb / 13P
   Read-Only, Pin Configured 24-Bit ADC
AD7783BRU-REEL7 AD-AD7783BRU-REEL7 Datasheet
318Kb / 13P
   Read-Only, Pin Configured 24-Bit ADC
AD7783BRUZ AD-AD7783BRUZ Datasheet
318Kb / 13P
   Read-Only, Pin Configured 24-Bit ADC
AD7783BRUZ-REEL7 AD-AD7783BRUZ-REEL7 Datasheet
318Kb / 13P
   Read-Only, Pin Configured 24-Bit ADC
More results

유사한 설명 - AD7783BRU

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD7783 AD-AD7783_17 Datasheet
318Kb / 13P
   Read-Only, Pin Configured 24-Bit ADC
AD7782 AD-AD7782_17 Datasheet
638Kb / 13P
   Read Only, Pin Configured 24-Bit ADC
AD7782 AD-AD7782 Datasheet
126Kb / 12P
   Read Only, Pin Configured 24-Bit ADC
REV. 0
AD7709ARUZ AD-AD7709ARUZ Datasheet
353Kb / 32P
   16-Bit-ADC with Switchable Current Sources
REV. A
AD7709 AD-AD7709_17 Datasheet
437Kb / 33P
   16-Bit ADC with Switchable Current Sources
AD7709ARU AD-AD7709ARU Datasheet
428Kb / 32P
   16-Bit - ADC with Switchable Current Sources
REV. A
logo
Linear Technology
LTC2484 LINER-LTC2484_15 Datasheet
755Kb / 42P
   24-Bit ADC with Easy Drive Input Current Cancellation
logo
Analog Devices
AD7195 AD-AD7195 Datasheet
662Kb / 44P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
REV. 0
AD7195 AD-AD7195_15 Datasheet
546Kb / 45P
   4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
logo
Linear Technology
LTC2484 LINER-LTC2484 Datasheet
752Kb / 40P
   24-Bit ?誇 ADC with Easy Drive Input Current Cancellation
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com