전자부품 데이터시트 검색엔진 |
|
MC100LVEP34DTR2G 데이터시트(PDF) 7 Page - ON Semiconductor |
|
MC100LVEP34DTR2G 데이터시트(HTML) 7 Page - ON Semiconductor |
7 / 12 page MC100LVEP34 http://onsemi.com 7 There are two distinct functional relationships between the Master Reset and Clock: CASE 1: If the MR is de−asserted (H−L), while the Clock is still high, the outputs will follow the second ensuing clock rising edge. CLK Q0 Q1 Q2 EN The EN signal will “freeze” the internal divider flip−flops on the first falling edge of CLK after its assertion. The internal divider flip−flops will maintain their state during the freeze. When EN is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip−flops will “unfreeze” and continue to their next state count with proper phase rela- tionships. Internal Clock Disabled Internal Clock Enabled MR CLK Q0 Q1 Q2 EN Internal Clock Disabled Internal Clock Enabled MR CASE 2: If the MR is de−asserted (H−L), after the Clock has transitioned low, the outputs will follow the third ensuing clock rising edge. CASE 1 CASE 2 Figure 2. Timing Diagrams CLOCK OUTPUT MR TRR CLOCK OUTPUT MR TRR Figure 3. Reset Recovery Time |
유사한 부품 번호 - MC100LVEP34DTR2G |
|
유사한 설명 - MC100LVEP34DTR2G |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |