 |
์ ์๋ถํ ๋ฐ์ดํฐ์ํธ ๊ฒ์์์ง |
|
|
์ ์๋ถํ ๋ฐ์ดํฐ์ํธ ๊ฒ์์์ง |
|
AM41DL3208G ๋ฐ์ดํฐ์ํธ(HTML) 9 Page - SPANSION |
|
||||||||||||||||||||||||||||||
AM41DL3208G ๋ฐ์ดํฐ์ํธ(HTML) 9 Page - SPANSION |
|
|
9 / 65 page 
8 Am41DL3208G February 13, 2002 P R E L IMINARY PIN DESCRIPTION A18โA0 = 19 Address Inputs (Common) A-1, A20โA19 = 3 Address Inputs (Flash) SA = Highest Order Address Pin (SRAM) Byte mode DQ15โDQ0 = 16 Data Inputs/Outputs (Common) CE#f = Chip Enable (Flash) CE#s = Chip Enable (SRAM) OE# = Output Enable (Common) WE# = Write Enable (Common) RY/BY# = Ready/Busy Output UB#s = Upper Byte Control (SRAM) LB#s = Lower Byte Control (SRAM) CIOf = I/O Configuration (Flash) CIOf = V IH = Word mode (x16), CIOf = V IL = Byte mode (x8) CIOs = I/O Configuration (SRAM) CIOs = V IH = Word mode (x16), CIOs = V IL = Byte mode (x8) RESET# = Hardware Reset Pin, Active Low WP#/ACC = Hardware Write Protect/ Acceleration Pin (Flash) V CCf = Flash 3.0 volt-only single power sup- ply (see Product Selector Guide for speed options and voltage supply tolerances) V CCs = SRAM Power Supply V SS = Device Ground (Common) NC = Pin Not Connected Internally LOGIC SYMBOL 19 16 or 8 DQ15โDQ0 A18โA0 CE#f OE# WE# RESET# UB#s RY/BY# WP#/ACC SA A-1, A20โA19 LB#s CIOf CIOs CE1#s CE2s |
Korean โผ 
English
Chinese
German
Japanese
Russian
Spanish
French
Italian
Portuguese
Polish
Vietnamese
