전자부품 데이터시트 검색엔진 |
|
ADC08D500 데이터시트(PDF) 7 Page - Analog Devices |
|
ADC08D500 데이터시트(HTML) 7 Page - Analog Devices |
7 / 33 page Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (V A,VDR) 2.2V Voltage on Any Input Pin −0.15V to (V A +0.15V) Ground Difference |GND - DR GND| 0V to 100 mV Input Current at Any Pin (Note 3) ±25 mA Package Input Current (Note 3) ±50 mA Power Dissipation at T A = 85˚C 2.0 W ESD Susceptibility (Note 4) Human Body Model Machine Model 2500V 250V Soldering Temperature, Infrared, 10 seconds (Note 5) 235˚C Storage Temperature −65˚C to +150˚C Operating Ratings (Notes 1, 2) Ambient Temperature Range −40˚C ≤ T A ≤ +85˚C Supply Voltage (V A) +1.8V to +2.0V Driver Supply Voltage (V DR) +1.8V to V A Analog Input Common Mode Voltage V CMO ±50mV V IN+, VIN- Voltage Range (Maintaining Common Mode) 200mV to V A Ground Difference (|GND - DR GND|) 0V CLK Pins Voltage Range 0V to V A Differential CLK Amplitude 0.4V P-P to 2.0VP-P Package Thermal Resistance Package θ JA θ JC (Top of Package) θ J-PAD (Thermal Pad) 128-Lead Exposed Pad LQFP 25˚C / W 10˚C / W 2.8˚C / W Converter Electrical Characteristics The following specifications apply after calibration for V A =VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential 870mV P-P,CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 500 MHz at 0.5VP-P with 50% duty cycle, VBG = Floating, Non-Extended Control Mode, SDR Mode, R EXT = 3300 Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differen- tial. Boldface limits apply for T A =TMIN to TMAX. All other limits TA = 25˚C, unless otherwise noted. (Notes 6, 7) Symbol Parameter Conditions Typical (Note 8) Limits (Note 8) Units (Limits) STATIC CONVERTER CHARACTERISTICS INL Integral Non-Linearity DC Coupled, 1MHz Sine Wave Overanged ±0.3 ±0.9 LSB (max) DNL Differential Non-Linearity DC Coupled, 1MHz Sine Wave Overanged ±0.15 ±0.6 LSB (max) Resolution with No Missing Codes 8 Bits V OFF Offset Error -0.45 −1.5 0.5 LSB (min) LSB (max) V OFF_ADJ Input Offset Adjustment Range Extended Control Mode ±45 mV PFSE Positive Full-Scale Error (Note 9) −0.6 ±25 mV (max) NFSE Negative Full-Scale Error (Note 9) −1.31 ±25 mV (max) FS_ADJ Full-Scale Adjustment Range Extended Control Mode ±20 ±15 %FS NORMAL MODE (non DES) DYNAMIC CONVERTER CHARACTERISTICS FPBW Full Power Bandwidth Normal (non DES) Mode 1.7 GHz B.E.R. Bit Error Rate 10 -18 Error/Sample Gain Flatness d.c. to 500 MHz ±0.5 dBFS ENOB Effective Number of Bits f IN = 50 MHz, VIN = FSR − 0.5 dB 7.5 Bits f IN = 100 MHz, VIN = FSR − 0.5 dB 7.5 7.1 Bits (min) f IN = 248 MHz, VIN = FSR − 0.5 dB 7.5 7.1 Bits (min) SINAD Signal-to-Noise Plus Distortion Ratio f IN = 50 MHz, VIN = FSR − 0.5 dB 47 dB f IN = 100 MHz, VIN = FSR − 0.5 dB 47 44.5 dB (min) f IN = 248 MHz, VIN = FSR − 0.5 dB 47 44.5 dB (min) www.national.com 7 |
유사한 부품 번호 - ADC08D500 |
|
유사한 설명 - ADC08D500 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |