전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

AM29PDLI27H 데이터시트(HTML) 4 Page - SPANSION

부품명 AM29PDLI27H
상세내용  128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
Download  68 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo SPANSION - SPANSION

AM29PDLI27H 데이터시트(HTML) 4 Page - SPANSION

  AM29PDLI27H 데이터시트 HTML 1Page - SPANSION AM29PDLI27H 데이터시트 HTML 2Page - SPANSION AM29PDLI27H 데이터시트 HTML 3Page - SPANSION AM29PDLI27H 데이터시트 HTML 4Page - SPANSION AM29PDLI27H 데이터시트 HTML 5Page - SPANSION AM29PDLI27H 데이터시트 HTML 6Page - SPANSION AM29PDLI27H 데이터시트 HTML 7Page - SPANSION AM29PDLI27H 데이터시트 HTML 8Page - SPANSION AM29PDLI27H 데이터시트 HTML 9Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 68 page
background image
2
Am29PDL127H
June 30, 2003
ADV ANCE
I N FO RMAT I O N
GENERAL DESCRIPTION
The Am29PDL127H is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device orga-
nized as 8 Mwords. The device is offered in a 64-ball Forti-
fied BGA package, an 80-ball Fine-pitch BGA package, and
various multi-chip packages. The word-wide data (x16) ap-
pears on DQ15-DQ0. This device can be programmed
in-system or in standard EPROM programmers. A 12.0 V
V
PP is not required for write or erase operations.
The device offers fast page access times of 20 to 30 ns, with
corresponding random access times of 55 to 85 ns, respec-
tively, allowing high speed microprocessors to operate with-
out wait states. To eliminate bus contention the device has
separate chip enable (CE#), write enable (WE#) and output
enable (OE#) controls. Simultaneous Read/Write Operation
with Zero Latency
The Simultaneous Read/Write architecture provides simul-
taneous operation by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The de-
vice can improve overall system performance by allowing a
host system to program or erase in one bank, then immedi-
ately and simultaneously read from another bank with zero
latency (with two simultaneous operations operating at any
one time). This releases the system from waiting for the
completion of a program or erase operation, greatly improv-
ing system performance.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
Page Mode Features
The page size is 8 words. After initial page access is accom-
plished, the page mode operation provides fast read access
speed of random locations within that page.
Standard Flash Memory Features
The device requires a single 3.0 volt power supply (2.7 V
to 3.6 V or 2.7 V to 3.3 V) for both read and write functions.
Internally generated and regulated voltages are provided for
the program and erase operations.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard. Com-
mands are written to the command register using standard
microprocessor write timing. Register contents serve as in-
puts to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch ad-
dresses and data needed for the programming and erase
operations. Reading data out of the device is similar to read-
ing from other Flash or EPROM devices.
Device programming occurs by executing the program com-
mand sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to pro-
gram data instead of four. Device erasure occurs by execut-
ing the erase command sequence.
The host system can detect whether a program or erase op-
eration is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or
accept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection measures include a low V
CC de-
tector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combi-
nation of sectors of memory. This can be achieved in-system
or via programming equipment.
The Erase Suspend/Erase Resume feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Pro-
gram area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of time, the
device enters the automatic sleep mode. The system can
also place the device into the standby mode. Power con-
sumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Bank
Sectors
A
16 Mbit (4 Kw x 8 and 32 Kw x 31)
B
48 Mbit (32 Kw x 96)
C
48 Mbit (32 Kw x 96)
D
16 Mbit (4 Kw x 8 and 32 Kw x 31)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 


데이터시트 Download

Go To PDF Page

관련 부품명

부품명상세내용Html View제조사
AM29PDL128G128 Megabit 8 M x 16-Bit/4 M x 32-Bit CMOS 3.0 Volt-only Simultaneous Read/ Write Flash Memory with VersatileIO Control 1 2 3 4 5 MoreSPANSION
AM29PDL640G64 Megabit 4 M x 16-Bit CMOS 3.0 Volt-only Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control 1 2 3 4 5 MoreSPANSION
AM29LV642D128 Megabit 8 M x 16-Bit CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control 1 2 3 4 5 MoreAdvanced Micro Devices
S29PL127JCMOS 3.0 Volt-only Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control 1 2 3 4 5 MoreSPANSION
AM29LV652D128 Megabit 16 M x 8-Bit CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO Control 1 2 3 4 5 MoreSPANSION
S29WS128J128/64 Megabit 8/4 M x 16-Bit CMOS 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory 1 2 3 4 5 MoreSPANSION
AM29LV640D64 Megabit 4 M x 16-Bit CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileI Control 1 2 3 4 5 MoreAdvanced Micro Devices
AM29PL320D32 Megabit 2 M x 16-Bit/1 M x 32-Bit CMOS 3.0 Volt-only High Performance Page Mode Flash Memory 1 2 3 4 5 MoreSPANSION
AM29LV128MH128 Megabit 8 M x 16-Bit/16 M x 8-Bit MirrorBit™ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O Control 1 2 3 4 5 MoreAdvanced Micro Devices
AM29PLI60C16 Megabit 2 M x 8-Bit/1 M x 16-Bit CMOS 3.0 Volt-only High Performance Page Mode Flash Memory 1 2 3 4 5 MoreAdvanced Micro Devices

링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn