전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DM74LS107AN 데이터시트(PDF) 1 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 DM74LS107AN
상세설명  Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

DM74LS107AN 데이터시트(HTML) 1 Page - National Semiconductor (TI)

  DM74LS107AN Datasheet HTML 1Page - National Semiconductor (TI) DM74LS107AN Datasheet HTML 2Page - National Semiconductor (TI) DM74LS107AN Datasheet HTML 3Page - National Semiconductor (TI) DM74LS107AN Datasheet HTML 4Page - National Semiconductor (TI) DM74LS107AN Datasheet HTML 5Page - National Semiconductor (TI) DM74LS107AN Datasheet HTML 6Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
TLF6367
June 1989
DM54LS107ADM74LS107A Dual Negative-Edge-
Triggered Master-Slave J-K Flip-Flops with
Clear and Complementary Outputs
General Description
This device contains two independent negative-edge-trig-
gered J-K flip-flops with complementary outputs The J and
K data is processed by the flip-flops on the falling edge of
the clock pulse The clock triggering occurs at a voltage
level and is not directly related to the transition time of the
negative going edge of the clock pulse The data on the J
and K inputs may change while the clock is high or low
without affecting the outputs as long as setup and hold
times are not violated A low logic level on the clear input
will reset the outputs regardless of the logic levels of the
other inputs
Connection Diagram
Dual-In-Line Package
TLF6367 – 1
Order Number DM54LS107AJ DM54LS107AW DM74LS107AM or DM74LS107AN
See NS Package Number J14A M14A N14A or W14B
Function Table
Inputs
Outputs
CLR
CLK
J
K
Q
Q
LX
X
X
L
H
H
v
LL
Q0
Q0
H
v
HL
H
L
H
v
LH
L
H
H
v
H
H
Toggle
HH
X
X
Q0
Q0
H e High Logic Level
X e Either Low or High Logic Level
L e Low Logic Level
v e Negative going edge of pulse
Q0 e The output logic level before the indicated input conditions were established
Toggle e Each output changes to the complement of its previous level on each falling edge of the clock pulse
C1995 National Semiconductor Corporation
RRD-B30M105Printed in U S A


유사한 부품 번호 - DM74LS107AN

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
DM74LS10 NSC-DM74LS10 Datasheet
120Kb / 6P
   Triple 3-Input NAND Gates
logo
Fairchild Semiconductor
DM74LS10 FAIRCHILD-DM74LS10 Datasheet
46Kb / 4P
   Triple 3-Input NAND Gate
DM74LS109 FAIRCHILD-DM74LS109 Datasheet
52Kb / 5P
   Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
logo
National Semiconductor ...
DM74LS109A NSC-DM74LS109A Datasheet
135Kb / 6P
   Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS109A FAIRCHILD-DM74LS109A Datasheet
52Kb / 5P
   Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
More results

유사한 설명 - DM74LS107AN

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
DM74LS73A FAIRCHILD-DM74LS73A Datasheet
53Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54LS73A NSC-DM54LS73A Datasheet
91Kb / 3P
   DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54LS73A NSC-DM54LS73A_89 Datasheet
121Kb / 6P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM7473 FAIRCHILD-DM7473 Datasheet
39Kb / 3P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
National Semiconductor ...
DM54107 NSC-DM54107 Datasheet
78Kb / 3P
   DUAL MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS
DM54L73 NSC-DM54L73 Datasheet
88Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
logo
Fairchild Semiconductor
DM74LS112A FAIRCHILD-DM74LS112A Datasheet
52Kb / 5P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74S112 FAIRCHILD-DM74S112 Datasheet
43Kb / 4P
   Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM7476 FAIRCHILD-DM7476_01 Datasheet
47Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
DM7476 FAIRCHILD-DM7476 Datasheet
41Kb / 4P
   Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs
More results


Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com