전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD8324ACP 데이터시트(PDF) 6 Page - Analog Devices

부품명 AD8324ACP
상세설명  3.3 V Upstream Cable Line Driver
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD8324ACP 데이터시트(HTML) 6 Page - Analog Devices

Back Button AD8324ACP Datasheet HTML 2Page - Analog Devices AD8324ACP Datasheet HTML 3Page - Analog Devices AD8324ACP Datasheet HTML 4Page - Analog Devices AD8324ACP Datasheet HTML 5Page - Analog Devices AD8324ACP Datasheet HTML 6Page - Analog Devices AD8324ACP Datasheet HTML 7Page - Analog Devices AD8324ACP Datasheet HTML 8Page - Analog Devices AD8324ACP Datasheet HTML 9Page - Analog Devices AD8324ACP Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
AD8324
Rev. 0 | Page 6 of 16
PIN CONFIGURATIONS AND FUNCTIONAL DESCRIPTIONS
TOP VIEW
(Not to Scale)
AD8324
1
2
3
4
5
15
14
13
12
11
16
17
20 19 18
67
8
9
10
GND
GND
GND
VIN+
VIN
RAMP
VOUT+
VOUT
BYP
NC
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
AD8324
TXEN
SDATA
VCC
CLK
VIN+
SLEEP
BYP
NC
VOUT+
NC = NO CONNECT
GND
GND
GND
GND
VIN
GND
RAMP
VOUT
GND
VCC
DATEN
Figure 5. 20-Lead LFCSP
Figure 6. 20-Lead QSOP
Table 5. Pin Function Descriptions
Pin No.
Pin No.
20-Lead
LFCSP
20-Lead
QSOP
Mnemonic
Description
1, 2, 5, 9,
18, 19
1, 3, 4, 7,
11, 20
GND
Common External Ground Reference.
17, 20
2, 19
VCC
Common Positive External Supply Voltage.
3
5
VIN+
Noninverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1 µF
capacitor.
4
6
VIN–
Inverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1 µF capacitor.
6
8
DATEN
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register. A
Logic 0-to-1 transition transfers the latched data to the attenuator core (updates the gain) and
simultaneously inhibits serial data transfer into the register. A 1-to-0 transition inhibits the data
latch (holds the previous and simultaneously enables the register for serial data load).
7
9
SDATA
Serial Data Input. This digital input allows an 8-bit serial (gain) word to be loaded into the internal
register with the MSB (most significant bit) first.
8
10
CLK
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit master-
slave shift register. Logic 0-to-1 transition latches the data bit, and a 1-to-0 transfers the data bit
to the slave. This requires the input serial data-word to be valid at or before this clock transition.
10
12
SLEEP
Low Power Sleep Mode. In the sleep mode, the AD8324’s supply current is reduced to 30 µA. A
Logic 0 powers down the part (high ZOUT state), and a Logic 1 powers up the part.
12
14
BYP
Internal Bypass. This pin must be externally decoupled (0.1 µF capacitor).
13
15
VOUT–
Negative Output Signal. Must be biased to VCC. See Figure 23.
14
16
VOUT+
Positive Output Signal. Must be biased to VCC. See Figure 23.
15
17
RAMP
External RAMP Capacitor (Optional).
16
18
TXEN
Logic 0 disables forward transmission. Logic 1 enables forward transmission.


유사한 부품 번호 - AD8324ACP

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8324ACP AD-AD8324ACP Datasheet
420Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. A
AD8324ACP-EVAL AD-AD8324ACP-EVAL Datasheet
420Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. A
AD8324ACP-REEL7 AD-AD8324ACP-REEL7 Datasheet
420Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. A
AD8324ACPZ AD-AD8324ACPZ Datasheet
420Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. A
AD8324ACPZ-REEL7 AD-AD8324ACPZ-REEL7 Datasheet
420Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. A
More results

유사한 설명 - AD8324ACP

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8324 AD-AD8324_05 Datasheet
420Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. A
AD8324 AD-AD8324_15 Datasheet
382Kb / 16P
   3.3 V Upstream Cable Line Driver
REV. B
AD8328 AD-AD8328_05 Datasheet
675Kb / 20P
   5 V Upstream Cable Line Driver
REV. A
AD8328 AD-AD8328 Datasheet
542Kb / 16P
   5 V Upstream Cable Line Driver
REV. 0
AD8328 AD-AD8328_15 Datasheet
538Kb / 20P
   5 V Upstream Cable Line Driver
REV. A
AD45048 AD-AD45048_15 Datasheet
160Kb / 8P
   Rail-to-Rail Upstream ADSL Line Driver
REV. A
AD45048 AD-AD45048 Datasheet
153Kb / 8P
   Rail-to-Rail Upstream ADSL Line Driver
REV. A
logo
ON Semiconductor
MC10EP116 ONSEMI-MC10EP116_06 Datasheet
173Kb / 11P
   3.3 V / 5 V Hex Differential Line Receiver/Driver
December, 2006 ??Rev. 11
logo
NXP Semiconductors
74LVT_LVTH244A PHILIPS-74LVT_LVTH244A_15 Datasheet
107Kb / 15P
   3.3 V octal buffer/line driver; 3-state
Rev. 04-3 September 2008
logo
Nexperia B.V. All right...
74LVT244A NEXPERIA-74LVT244A Datasheet
251Kb / 14P
   3.3 V octal buffer/line driver; 3-state
Rev. 7 - 17 August 2021
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com