전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD805BN 데이터시트(PDF) 6 Page - Analog Devices

부품명 AD805BN
상세설명  DATA RETIMING PHASE LOCKED LOOP
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD805BN 데이터시트(HTML) 6 Page - Analog Devices

Back Button AD805BN Datasheet HTML 2Page - Analog Devices AD805BN Datasheet HTML 3Page - Analog Devices AD805BN Datasheet HTML 4Page - Analog Devices AD805BN Datasheet HTML 5Page - Analog Devices AD805BN Datasheet HTML 6Page - Analog Devices AD805BN Datasheet HTML 7Page - Analog Devices AD805BN Datasheet HTML 8Page - Analog Devices AD805BN Datasheet HTML 9Page - Analog Devices AD805BN Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
AD805
–6–
REV. 0
THEORY OF OPERATION
The AD805 is a delay- and phase- locked loop circuit for clock
recovery and data retiming from an NRZ-encoded data stream.
Figure 8 is a block diagram of the device shown with an external
VCXO. The AD805-VCXO circuit tracks the phase of the input
data using two feedback loops that share a common control
voltage. A high speed delay-locked loop path uses an on-chip
voltage-controlled phase shifter (VCPS) to track the high
frequency components of jitter on the input data. A separate
frequency control loop, using the external VCXO, tracks the low
frequency components of jitter on the input data.
VOLTAGE
CONTROLLED
PHASE
SHIFTER
PHASE
DETECTOR
LOOP
FILTER
RETIMING
MODULE
VCXO
(EXTERNAL)
RECOVERED
CLOCK
AD805
DATA
INPUT
INTERNAL LOOP
CONTROL VOLTAGE
VCXO
CONTROL VOLTAGE
RETIMED
DATA
Figure 8. AD805-VCXO Clock Recovery Block Diagram
The two loops work together to null out phase error. For
example, when the clock is behind the data, the phase detector
drives the VCXO to a higher frequency and also increases the
delay through the VCPS. These actions serve to reduce the
phase error. The faster clock picks up phase while the delayed
data loses phase. When considering a static phase error, it is
easy to see that since the control voltage is developed by a loop
integrator, the phase error will eventually reduce to zero.
Another view of the circuit is that the AD805 VCPS implements
the zero that is required to stabilize a second order phase-locked
loop and that the zero is placed in the feedback path so it does
not appear in the closed-loop transfer function. Jitter peaking in
an ordinary second order phase-locked loop is caused by the
presence of this zero in the closed-loop transfer function. Since
the AD805-VCXO circuit is free of any zero in its closed-loop
transfer function, the circuit is free of jitter peaking.
A linearized block diagram of the AD805-VCXO circuit is
shown in Figure 9. The two loops simultaneously provide wide-
band jitter accommodation and narrow-band jitter filtering.
X
PHASE
SHIFTER
+
+
K
INT
VCO
1
s
Z
e
τ
Y
PHASE
DETECTOR
1
s
Z(s)
X(s)
1
s2
K
+
τs + 1
=
e(s)
X(s)
s2
s2+ K
τs + K
=
Figure 9. AD805-VCXO Circuit Linearized Block Diagram
The jitter transfer function, Z(s)/X(s), is second order and low
pass, providing excellent filtering. Note that the jitter transfer
function has no zero, unlike ordinary second-order phase-locked
loops. This means that the circuit has fundamentally no jitter
peaking (see Figure 10). Having no jitter peaking makes this
circuit ideal for signal regeneration applications where jitter
peaking in any regenerative stage can contribute to hazardous
jitter accumulation.
(dB)
JITTER OUT
JITTER IN
0 dB
ORDINARY PLL
Y(s)
X(s)
s
LOW
s
HIGH
LOG
ω
1
τ
Z(s)
X(s)
AD805 – VCXO
Figure 10. Circuit Jitter Transfer Functions
The error transfer function, e(s)/X(s), has the same high pass
form as an ordinary phase-locked loop. This transfer function is
free to be optimized to give excellent wide-band jitter accommo-
dation since the jitter transfer function, Z(s)/X(s), provides the
narrow-band jitter filtering. The circuit has an error transfer
bandwidth of 3 MHz and a jitter transfer bandwidth of 10 kHz.
The circuit’s two loops contribute to overall jitter accommoda-
tion. At low frequencies, the integrator provides high gain so
that large jitter amplitudes can be tracked with small phase
errors between inputs of the phase detector. In this case, the
VCXO is frequency modulated and jitter is tracked as in an
ordinary phase-locked loop. The amount of low frequency jitter
that can be tracked is a function of the VCXO tuning range. A
wider tuning range corresponds to increased accommodation of
low frequency jitter. The internal loop control voltage remains
small for small phase errors, so the VCPS remains close to the
center of its range, contributing little to jitter accommodation.
At medium jitter frequencies, the gain and tuning range of the
VCXO are not enough to track input jitter. In this case the
VCXO control voltage input starts to hit the rails of its maxi-
mum voltage swing and the VCXO frequency output spends
most of the time at one or the other extreme of its tuning range.
The size of the VCXO tuning range therefore has a small effect
on the jitter accommodation. The AD805 internal loop control
voltage is now larger, so the VCPS takes on the burden of
tracking input jitter. The VCPS range (in UI) is seen as the
plateau on the jitter tolerance curve (Figure 11). The VCPS has
a minimum range of 2 UI.
100
10
0.1
0.1
1
10000
1000
100
10
1
FREQUENCY – kHz
AD805-VCXO
JITTER TOLERANCE
CCITT TYPE A MASK
Figure 11. Jitter Accommodation Design Limit
OBSOLETE


유사한 부품 번호 - AD805BN

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8051 AD-AD8051 Datasheet
267Kb / 16P
   Low Cost, High Speed Rail-to-Rail Amplifiers
REV. B
AD8051 AD-AD8051 Datasheet
502Kb / 24P
   Low Cost, High Speed, Rail-to-Rail Amplifiers
Rev. G
AD8051 AD-AD8051 Datasheet
561Kb / 24P
   Low Cost, High Speed, Rail-to-Rail Amplifiers
Rev. H
AD8051AR AD-AD8051AR Datasheet
267Kb / 16P
   Low Cost, High Speed Rail-to-Rail Amplifiers
REV. B
AD8051AR AD-AD8051AR Datasheet
561Kb / 24P
   Low Cost, High Speed, Rail-to-Rail Amplifiers
Rev. H
More results

유사한 설명 - AD805BN

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD805 AD-AD805_15 Datasheet
324Kb / 12P
   Data Retiming Phase-Locked Loop
REV. 0
AD800 AD-AD800_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD802 AD-AD802_15 Datasheet
141Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
AD800 AD-AD800 Datasheet
253Kb / 12P
   Clock Recovery and Data Retiming Phase-Locked Loop
REV. B
logo
NXP Semiconductors
HEF4046B PHILIPS-HEF4046B Datasheet
416Kb / 15P
   Phase-locked loop
January 1995
logo
Z-Communications, Inc
PSA4230C-LF ZCOMM-PSA4230C-LF_11 Datasheet
93Kb / 2P
   PHASE LOCKED LOOP
PSN1100A ZCOMM-PSN1100A_10 Datasheet
74Kb / 2P
   PHASE LOCKED LOOP
PSA3005A ZCOMM-PSA3005A Datasheet
75Kb / 2P
   PHASE LOCKED LOOP
PSA2220C-LF ZCOMM-PSA2220C-LF_10 Datasheet
84Kb / 2P
   PHASE LOCKED LOOP
PSN2710A ZCOMM-PSN2710A_10 Datasheet
78Kb / 2P
   PHASE LOCKED LOOP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com