CDCM1802RGTR datasheet(4/22 Pages) TI

부품명	CDCM1802RGTR

상세설명	CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O ADDITIONAL LVCMOS OUTPUT

Download	22 Pages

Scroll/Zoom	100%

제조업체	TI [Texas Instruments]

홈페이지	http://www.ti.com

Logo

4 / 22 page

CDCM1802

CLOCK BUFFER WITH PROGRAMMABLE DIVIDER,

LVPECL I/O + ADDITIONAL LVCMOS OUTPUT

SCAS759 − APRIL 2004

4

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

control pin settings

The CDCM1802 has three control pins, S0, S1, and the enable pin (EN) to select different output mode settings.

All three inputs (S0, S1, EN) are 3-level inputs. In addition, the EN input allows disabling all outputs and place

them into a high-z (or tristate) output state when pulled to GND.

RS0 = Open

EN

CDCM1802

S1

S0

RS1 = 0

REN = 60 kΩ

Setting for Mode 4:

EN = VDD/2

S1 = 0

S0 = 1

Figure 1. Control Pin Setting for Example

Each control input incorporates a 60-kΩ pullup resistor. Thus, it is easy to choose the input setting by designing

a resistor pad between the control input and GND. To choose a logic zero, the resistor value must be zero.

Setting the input high requires leaving the resistor pad empty (no resistor installed). For setting the input to

VDD/2, the installed resistor needs a value of 60 kΩ with a tolerance better or equal to 10%.

Table 1. Selection Mode Table

LVPECL

LVCMOS

MODE

EN

S1

S0

Y0

Y1

0

X

Off (high-z)

1

VDD/2

0

VDD/2

÷ 1

2

VDD/2

1

÷ 1

÷ 2

3

1

0

÷ 1

÷ 4

4

VDD/2

0

1

÷ 2

5

1

0

1

÷ 2

÷ 4

6

VDD/2

0

÷ 4

7

VDD/2

1

0

÷ 4

÷ 8

8

VDD/2

÷ 8

÷ 1

9

1

0

÷ 8

÷ 4

10

1

Off (high-z)

÷ 4

NOTE: The LVPECL outputs are open emitter stages. Thus, if you leave the unused

LVPECL output Y0 unconnected, then the current consumption is minimized and

noise impact to remaining outputs is neglectable. Also, each output can be

individually disabled by connecting the corresponding VDD input to GND.

유사한 부품 번호 - CDCM1802RGTR

제조업체	부품명	데이터시트	상세설명
Texas Instruments	CDCM1802RGTR	1Mb / 30P	[Old version datasheet] CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
Texas Instruments	CDCM1802RGTRG4	1Mb / 30P	[Old version datasheet] CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output

More results

유사한 설명 - CDCM1802RGTR

제조업체	부품명	데이터시트	상세설명
Texas Instruments	CDCM1802	1Mb / 30P	[Old version datasheet] CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
	CDCM1804	589Kb / 24P	[Old version datasheet] 1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
	CDCM1804	623Kb / 27P	[Old version datasheet] 1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
	CDCP1803	308Kb / 19P	[Old version datasheet] 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
	CDCP1803-EP	595Kb / 24P	[Old version datasheet] 1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
Micrel Semiconductor	SY89874U	180Kb / 10P	2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
Micrel Semiconductor	SY89874U	111Kb / 10P	2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
Renesas Technology Corp	ICS87001I-01	579Kb / 15P	LVCMOS/LVTTL Clock Divider JANUARY 23, 2013
Integrated Device Techn...	8536I-33	347Kb / 19P	LVPECL/LVCMOS Fanout Buffer
Integrated Device Techn...	8T73S208A-01	438Kb / 24P	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer

More results

CDCM1802RGTR 데이터시트(PDF) 4 Page - Texas Instruments

CDCM1802RGTR 데이터시트(HTML) 4 Page - Texas Instruments

유사한 부품 번호 - CDCM1802RGTR

유사한 설명 - CDCM1802RGTR

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

데이터시트 다운로드

링크 URL