전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FMB857B 데이터시트(PDF) 10 Page - Samsung semiconductor

부품명 FMB857B
상세설명  256Mb F-die DDR SDRAM Specification
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SAMSUNG [Samsung semiconductor]
홈페이지  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

FMB857B 데이터시트(HTML) 10 Page - Samsung semiconductor

Back Button FMB857B Datasheet HTML 6Page - Samsung semiconductor FMB857B Datasheet HTML 7Page - Samsung semiconductor FMB857B Datasheet HTML 8Page - Samsung semiconductor FMB857B Datasheet HTML 9Page - Samsung semiconductor FMB857B Datasheet HTML 10Page - Samsung semiconductor FMB857B Datasheet HTML 11Page - Samsung semiconductor FMB857B Datasheet HTML 12Page - Samsung semiconductor FMB857B Datasheet HTML 13Page - Samsung semiconductor FMB857B Datasheet HTML 14Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
DDR SDRAM
DDR SDRAM 256Mb F-die (x8, x16)
Rev. 1.3 October, 2004
DDR SDRAM Spec Items & Test Conditions
Conditions
Symbol
Operating current - One bank Active-Precharge;
tRC=tRCmin; tCK=10ns for DDR200, 7.5ns for DDR266, 6ns for DDR333;
DQ,DM and DQS inputs changing once per clock cycle;
address and control inputs changing once every two clock cycles.
IDD0
Operating current - One bank operation ; One bank open, BL=4, Reads
- Refer to the following page for detailed test condition
IDD1
Percharge power-down standby current; All banks idle; power - down mode;
CKE = <VIL(max); tCK=10ns for DDR200,7.5ns for DDR266, 6ns for DDR333; Vin = Vref for DQ,DQS and DM.
IDD2P
Precharge Floating standby current; CS# > =VIH(min);All banks idle; CKE > = VIH(min); tCK=10ns for DDR200,
7.5ns for DDR266, 6ns for DDR333; Address and other control inputs changing once per clock cycle;
Vin = Vref for DQ,DQS and DM
IDD2F
Precharge Quiet standby current; CS# > = VIH(min); All banks idle;
CKE > = VIH(min); tCK=10ns for DDR200, 7.5ns for DDR266, 6ns for DDR333; Address and other control inputs
stable at >= VIH(min) or =<VIL(max); Vin = Vref for DQ ,DQS and DM
IDD2Q
Active power - down standby current ; one bank active; power-down mode;
CKE=< VIL (max); tCK=10ns for DDR200, 7.5ns for DDR266, 6ns for DDR333; Vin = Vref for DQ,DQS and DM
IDD3P
Active standby current; CS# >= VIH(min); CKE>=VIH(min);
one bank active; active - precharge; tRC=tRASmax; tCK=10ns for DDR200, 7.5ns for DDR266, 6ns for DDR333;
DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock
cycle
IDD3N
Operating current - burst read; Burst length = 2; reads; continguous burst; One bank active; address and control
inputs changing once per clock cycle; CL=2 at tCK=10ns for DDR200, CL=2 at 7.5ns for DDR266(A2), CL=2.5 at
7.5ns for DDR266(B0), 6ns for DDR333; 50% of data changing on every transfer; lout = 0 m A
IDD4R
Operating current - burst write; Burst length = 2; writes; continuous burst;
One bank active address and control inputs changing once per clock cycle; CL=2 at tCK= 10ns for DDR200, CL=2
at tCK=7.5ns for DDR266(A2), CL=2.5 at tCK=7.5ns for DDR266(B0), 6ns for DDR333; DQ, DM and DQS inputs
changing twice per clock cycle, 50% of input data changing at every burst
IDD4W
Auto refresh current; tRC = tRFC(min) - 8*tCK for DDR200 at tCK=10ns; 10*tCK for DDR266 at tCK=7.5ns;
12*tCK for DDR333 at tCK=6ns; distributed refresh
IDD5
Self refresh current; CKE =< 0.2V; External clock on; tCK = 10ns for DDR200, tCK=7.5ns for DDR266, 6ns for
DDR333.
IDD6
Orerating current - Four bank operation ; Four bank interleaving with BL=4
-Refer to the following page for detailed test condition
IDD7A
Input/Output Capacitance
(VDD=2.5, VDDQ=2.5V, TA= 25°C, f=1MHz)
Parameter
Symbol
Min
Max
Delta
Unit
Note
Input capacitance
(A0 ~ A12, BA0 ~ BA1, CKE, CS, RAS,CAS, WE)
CIN1
2
3
0.5
pF
4
Input capacitance( CK, CK )
CIN2
2
3
0.25
pF
4
Data & DQS input/output capacitance
COUT
4
5
0.5
pF
1,2,3,4
Input capacitance(UDM/LDM)
CIN3
4
5
pF
1,2,3,4
1.These values are guaranteed by design and are tested on a sample basis only.
2. Although DM is an input -only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins.
This is required to match signal propagation times of DQ, DQS, and DM in the system.
3. Unused pins are tied to ground.
4. This parameteer is sampled. VDDQ = +2.5V +0.2V, VDD = +3.3V +0.3V or +0.25V+0.2V, f=100MHz, tA=25
°C, Vout(dc) =
VDDQ/2, Vout(peak to peak) = 0.2V. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading
(to facilitate trace matching at the board level).
Note :


유사한 부품 번호 - FMB857B

제조업체부품명데이터시트상세설명
logo
Fairchild Semiconductor
FMB857B FAIRCHILD-FMB857B Datasheet
100Kb / 2P
   PNP Epitaxial Silicon Transistor
More results

유사한 설명 - FMB857B

제조업체부품명데이터시트상세설명
logo
Samsung semiconductor
K4H561638F-UC SAMSUNG-K4H561638F-UC Datasheet
206Kb / 23P
   256Mb F-die DDR SDRAM Specification
K4H561638H SAMSUNG-K4H561638H Datasheet
416Kb / 24P
   256Mb H-die DDR SDRAM Specification
K4H560438J SAMSUNG-K4H560438J Datasheet
364Kb / 24P
   256Mb J-die DDR SDRAM Specification
K4H560438H SAMSUNG-K4H560438H Datasheet
367Kb / 24P
   256Mb H-die DDR SDRAM Specification
K4H560838F-TC SAMSUNG-K4H560838F-TC Datasheet
171Kb / 19P
   256Mb F-die DDR400 SDRAM Specification
K4H560838F-UC SAMSUNG-K4H560838F-UC Datasheet
171Kb / 19P
   256Mb F-die DDR400 SDRAM Specification
logo
List of Unclassifed Man...
A3S56D30FTP ETC-A3S56D30FTP Datasheet
205Kb / 40P
   256Mb DDR SDRAM Specification
Revision 1.3
logo
Samsung semiconductor
K4H510438F SAMSUNG-K4H510438F Datasheet
367Kb / 24P
   512Mb F-die DDR SDRAM Specification
K4H280438F SAMSUNG-K4H280438F Datasheet
206Kb / 23P
   128Mb F-die DDR SDRAM Specification
K4T56043QF SAMSUNG-K4T56043QF Datasheet
477Kb / 27P
   256Mb F-die DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com