전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

74LCX02MTC 데이터시트(PDF) 2 Page - ON Semiconductor

부품명 74LCX02MTC
부품 상세설명  Low Voltage Quad 2-Input NOR Gate Tolerant Inputs
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

74LCX02MTC 데이터시트(HTML) 2 Page - ON Semiconductor

  74LCX02MTC Datasheet HTML 1Page - ON Semiconductor 74LCX02MTC Datasheet HTML 2Page - ON Semiconductor 74LCX02MTC Datasheet HTML 3Page - ON Semiconductor 74LCX02MTC Datasheet HTML 4Page - ON Semiconductor 74LCX02MTC Datasheet HTML 5Page - ON Semiconductor 74LCX02MTC Datasheet HTML 6Page - ON Semiconductor 74LCX02MTC Datasheet HTML 7Page - ON Semiconductor 74LCX02MTC Datasheet HTML 8Page - ON Semiconductor 74LCX02MTC Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
©1995 Fairchild Semiconductor Corporation
www.fairchildsemi.com
74LCX02 Rev. 1.6.0
January 2008
74LCX02
Low Voltage Quad 2-Input NOR Gate with 5V
Tolerant Inputs
Features
5V tolerant inputs
2.3V–3.6V VCC specifications provided
5.2ns tPD max. (VCC = 3.3V), 10µA ICC max.
Power down high impedance inputs and outputs
±24mA output drive (VCC = 3.0V)
Latch-up performance exceeds 500mA
ESD performance:
– Human body model > 2000V
– Machine model > 200V
General Description
The LCX02 contains four 2-input NOR gates. The inputs
tolerate voltages up to 7V allowing the interface of 5V
systems to 3V systems.
The 74LCX02 is fabricated with advanced CMOS tech-
nology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Connection Diagram
Pin Description
Logic Symbol
IEEE/IEC
Order Number
Package
Number
Package Description
74LCX02M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LCX02SJ
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX02MTC
MTC14
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names
Description
An, Bn
Inputs
On
Outputs
Implements proprietary noise/EMI reduction circuitry


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn