전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MC7445ARX867LG 데이터시트(PDF) 6 Page - Freescale Semiconductor, Inc

부품명 MC7445ARX867LG
상세설명  RISC Microprocessor Hardware Specifications
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC7445ARX867LG 데이터시트(HTML) 6 Page - Freescale Semiconductor, Inc

Back Button MC7445ARX867LG Datasheet HTML 2Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 3Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 4Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 5Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 6Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 7Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 8Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 9Page - Freescale Semiconductor, Inc MC7445ARX867LG Datasheet HTML 10Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 64 page
background image
MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1
6
Freescale Semiconductor
Features
Separate memory management units (MMUs) for instructions and data
— 52-bit virtual address; 32- or 36-bit physical address
— Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments
— Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and memory
coherency enforced/memory coherency not enforced on a page or block basis
— Separate IBATs and DBATs (eight each) also defined as SPRs
— Separate instruction and data translation lookaside buffers (TLBs)
– Both TLBs are 128-entry, two-way set-associative, and use LRU replacement algorithm
– TLBs are hardware- or software-reloadable (that is, on a TLB miss a page table search is performed
in hardware or by system software)
Efficient data flow
— Although the VR/LSU interface is 128 bits, the L1/L2/L3 bus interface allows up to 256 bits
— The L1 data cache is fully pipelined to provide 128 bits/cycle to or from the VRs
— L2 cache is fully pipelined to provide 256 bits per processor clock cycle to the L1 cache
— As many as eight outstanding, out-of-order, cache misses are allowed between the L1 data cache and
L2/L3 bus
— As many as 16 out-of-order transactions can be present on the MPX bus
— Store merging for multiple store misses to the same line. Only coherency action taken (address-only)
for store misses merged to all 32 bytes of a cache block (no data tenure needed).
— Three-entry finished store queue and five-entry completed store queue between the LSU and the L1 data
cache
— Separate additional queues for efficient buffering of outbound data (such as castouts and write through
stores) from the L1 data cache and L2 cache
Multiprocessing support features include the following:
— Hardware-enforced, MESI cache coherency protocols for data cache
— Load/store with reservation instruction pair for atomic memory references, semaphores, and other
multiprocessor operations
Power and thermal management
— 1.3-V processor core
— The following three power-saving modes are available to the system:
– Nap—Instruction fetching is halted. Only those clocks for the time base, decrementer, and JTAG
logic remain running. The part goes into the doze state to snoop memory operations on the bus and
then back to nap using a QREQ/QACK processor-system handshake protocol.
– Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the PLL in a
locked and running state. All internal functional units are disabled.
– Deep sleep—When the part is in the sleep state, the system can disable the PLL. The system can then
disable the SYSCLK source for greater system power savings. Power-on reset procedures for
restarting and relocking the PLL must be followed on exiting the deep sleep state.
— Thermal management facility provides software-controllable thermal management. Thermal
management is performed through the use of three supervisor-level registers and an MPC7455-specific
thermal management exception.
— Instruction cache throttling provides control of instruction fetching to limit power consumption


유사한 부품 번호 - MC7445ARX867LG

제조업체부품명데이터시트상세설명
logo
Freescale Semiconductor...
MC7447A FREESCALE-MC7447A Datasheet
254Kb / 8P
   PowerPC microprocessor
logo
NXP Semiconductors
MC7447AHX1000LB NXP-MC7447AHX1000LB Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
Rev. 5, 01/2006
logo
Freescale Semiconductor...
MC7447AHX1000NB FREESCALE-MC7447AHX1000NB Datasheet
254Kb / 8P
   PowerPC microprocessor
logo
NXP Semiconductors
MC7447AHX1000NB NXP-MC7447AHX1000NB Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
Rev. 5, 01/2006
MC7447AHX1000NB NXP-MC7447AHX1000NB Datasheet
129Kb / 8P
   Hardware Specification Addendum for the MC7447AxxnnnnNx Series
Rev. 3, 09/2005
More results

유사한 설명 - MC7445ARX867LG

제조업체부품명데이터시트상세설명
logo
Freescale Semiconductor...
XPC7445 FREESCALE-XPC7445 Datasheet
336Kb / 12P
   RISC Microprocessor Hardware Specifications
KMC7448HX1700LD FREESCALE-KMC7448HX1700LD Datasheet
754Kb / 60P
   RISC Microprocessor Hardware Specifications
MPC7410 FREESCALE-MPC7410_1 Datasheet
865Kb / 56P
   RISC Microprocessor Hardware Specifications
logo
NXP Semiconductors
MPC755EC NXP-MPC755EC Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
Rev. 8, 02/2006
logo
Motorola, Inc
MPC755 MOTOROLA-MPC755 Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
logo
Freescale Semiconductor...
MPC7457EC FREESCALE-MPC7457EC Datasheet
1Mb / 68P
   RISC Microprocessor Hardware Specifications
logo
NXP Semiconductors
MPC7447AEC NXP-MPC7447AEC Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
Rev. 5, 01/2006
logo
Freescale Semiconductor...
MPC7447A FREESCALE-MPC7447A_06 Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
MPC7448 FREESCALE-MPC7448 Datasheet
1Mb / 60P
   RISC Microprocessor Hardware Specifications
MPC7448EC FREESCALE-MPC7448EC Datasheet
753Kb / 60P
   RISC Microprocessor Hardware Specifications
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com